My Inquiry
My Account
NXP Semiconductors MKE14Z128VLH7
- Part No.:
- MKE14Z128VLH7
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
MKE14Z128VLH7.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:642
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKE14Z128VLH7 from NXP Semiconductors is an ARM® Cortex®-M0+ microcontroller in 64-pin LQFP package, delivering up to 72 MHz operation, 128 KB flash, 16 KB SRAM, and integrated analog peripherals including dual 12-bit 1 Msps ADCs and two analog comparators with internal 8-bit DACs. It targets BLDC motor control and industrial HMI systems requiring robust low-power timing, GPIO interrupt support (58 pins), and TSI-free operation.
For engineers reviewing the MKE14Z128VLH7 datasheet, MKE14Z128VLH7 pinout, MKE14Z128VLH7 application, or MKE14Z128VLH7 equivalent, key selection criteria include its 64-LQFP footprint, absence of Touch Sensing Input (TSI), 16+11 ADC channel configuration, support for VLPS/Stop mode wake-up via LPUART/LPSPI/LPTMR, and compatibility with NXP's Kinetis KE1xZ software ecosystem and MCUXpresso IDE.
Technical Context
The MKE14Z128VLH7 implements a single-core ARM Cortex-M0+ processor executing Thumb®-2 instructions at up to 72 MHz, with Memory-Mapped Divide and Square Root (MMDVSQ) and configurable NVIC supporting 32 interrupt vectors. Its system clock generator (SCG) selects among FIRC (48–60 MHz ±1%), SIRC (2/8 MHz ±3%), OSC32 (32 kHz), and external crystal sources, enabling precise low-power run modes.
Peripheral integration includes three FlexTimer modules (FTM) with deadtime insertion and fault inputs for motor control, dual 12-bit SAR ADCs with hardware-triggered conversions and self-calibration, and two analog comparators each with independent 8-bit DACs-enabling sensorless commutation and analog monitoring without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, up to 72 MHz - enables real-time BLDC commutation loops within sub-10 µs latency. |
| Flash / RAM | 128 KB program flash + 16 KB SRAM - sufficient for dual-motor control firmware with safety checks and communication stacks. |
| ADC | Dual 12-bit SAR, 1 Msps max, 16+11 channels - supports simultaneous phase current and bus voltage sampling in 3-phase inverters. |
| Timers | 3× FTM (8-channel PWM), 1× LPIT (4-channel), 1× PDB - provides synchronized gate drive signals and precise timing for motor control and safety monitoring. |
| Communication | 3× LPUART, 2× LPSPI, 2× LPI2C - enables robust fieldbus connectivity (e.g., Modbus RTU over UART) with DMA-assisted throughput. |
| Power Modes | Run, Wait, Stop, VLPR, VLPW, VLPS - VLPS retains LPUART/LPSPI/LPTMR/CMP/ADC with SIRC clock, enabling <5 µA wake-up-capable standby. |
| Operating Range | 2.7–5.5 V supply, –40 to +105 °C ambient - validated for industrial motor drives and factory automation environments. |
Pinout & Package
64-pin LQFP (VLH7), 10 mm × 10 mm × 1.4 mm body, 0.5 mm pitch. Package conforms to JEDEC MS-026 standard; thermal pad optional per 98ASS23234W drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Multiple dedicated pairs ensure stable core/peripheral rail decoupling; VDDA/VSSA separate for ADC reference integrity. |
| PTA0–PTA31, PTB0–PTB15, etc. | GPIO multiplexed I/O | 58 total GPIOs with interrupt capability; high-drive pins support direct LED/relay driving; pin E not present in VLH7 variant. |
| ADC0_SE0–ADC0_SE15, ADC1_SE0–ADC1_SE10 | Analog input channels | 16-channel ADC0 + 11-channel ADC1 mapping enables full 3-phase current sensing plus auxiliary voltage/temperature monitoring. |
| FTM0_CH0–FTM0_CH7, FTM1_CH0–FTM1_CH3, FTM2_CH0–FTM2_CH3 | PWM output terminals | 16 total FTM channels support 6-step commutation, deadtime insertion, and complementary outputs for 3-phase gate drivers. |
| LPUART0_RX/TX, LPUART1_RX/TX, LPUART2_RX/TX | Asynchronous serial interface | Three independent LPUARTs allow concurrent debug, host command interface, and fieldbus communication with autonomous DMA operation. |
| RESET_b, NMI_b | System reset and non-maskable interrupt | Active-low RESET_b supports external watchdog supervision; NMI_b enables critical fault capture (e.g., overcurrent) without NVIC masking. |
Key Features
| Feature | Design Value |
|---|---|
| FlexMemory subsystem | 32 KB FlexNVM + 2 KB FlexRAM - enables EEPROM emulation for parameter storage without external serial EEPROM, reducing BOM count. |
| Low-power analog comparators | Two CMP modules with integrated 8-bit DACs - support overvoltage/undervoltage detection and windowed monitoring in VLPS mode using SIRC clock. |
| Boot ROM with UART/I2C/SPI loader | 8 KB on-chip ROM with built-in bootloader - allows field firmware updates via LPUART/LPI2C/LPSPI without external programmer or debug interface. |
| Hardware CRC module | Dedicated CRC-32 engine with configurable polynomial - accelerates firmware image validation and data packet integrity checking in real time. |
| Flash Access Control (FAC) | 32-region programmable protection - prevents unauthorized read/write access to secure bootloader or calibration tables while allowing runtime updates to application sectors. |
Applications
| Industrial Motor Drive | Factory Automation Controller |
|---|---|
|
Use Scenario: Closed-loop control of 3-phase BLDC motors in conveyor systems and robotic joints. IC Role / Device Role / Timing Role: Primary MCU executing FOC or six-step commutation, sampling current/voltage via dual ADCs, generating PWM via FTM modules, and managing safety interlocks. Use Value: Integrated 1 Msps ADCs and deadtime-enabled FTM eliminate external signal conditioning and gate driver logic, reducing PCB area by >15% versus discrete solutions. |
Use Scenario: Standalone PLC I/O module handling digital inputs, analog sensor readings, and Modbus RTU communication. IC Role / Device Role / Timing Role: Central controller managing 16+ digital inputs, 8 analog inputs, and dual LPUARTs-one for Modbus master, one for diagnostics. Use Value: 58 GPIOs with interrupt capability and LPUART DMA enable deterministic response to field events (<100 µs latency) while maintaining 9600–115200 bps fieldbus throughput. |
| Energy Monitoring Gateway | Smart Power Supply Controller |
|
Use Scenario: DIN-rail mounted meter aggregating voltage, current, and temperature data from multiple AC/DC power rails. IC Role / Device Role / Timing Role: Data acquisition hub synchronizing dual ADCs to line cycle, computing RMS/power metrics, and transmitting via LPSPI to isolated host MCU. Use Value: Self-calibrating ADCs and hardware CRC ensure <0.5% measurement accuracy across –40 to +105 °C, meeting IEC 62053-22 Class 0.5S requirements. |
Use Scenario: Digital control loop for isolated DC-DC converters with adaptive voltage regulation and fault logging. IC Role / Device Role / Timing Role: Real-time supervisor monitoring output ripple, thermal margin, and load transients using CMP with DAC-based reference generation. Use Value: On-chip comparators with 8-bit DACs replace external op-amp + DAC circuits, enabling <2 µs overvoltage response and eliminating 4 passive components per rail. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKE15Z128VLH7 | Includes Touch Sensing Input (TSI) module; identical pinout, flash/RAM, and peripheral set otherwise. | Required for capacitive touch HMI front-ends (e.g., control panels); unnecessary if only motor control/analog sensing is needed. | Select MKE15Z128VLH7 only when TSI functionality is explicitly required; MKE14Z128VLH7 reduces cost and eliminates unused analog circuitry. |
| KL27Z128VLH7 | ARM Cortex-M0+ core at 48 MHz max; 128 KB flash, 16 KB RAM; lacks FlexTimer deadtime, PDB, and FlexMemory. | Suitable for simpler sensor nodes or basic control; insufficient for real-time BLDC commutation due to lower clock speed and missing motor-control peripherals. | Choose KL27Z128VLH7 only for cost-sensitive, non-motor applications where 48 MHz performance and absence of FTM/PDB are acceptable. |
Compared with MKE15Z128VLH7, the MKE14Z128VLH7 removes TSI to reduce die size and cost while retaining full motor-control capability; versus KL27Z128VLH7, it delivers higher performance, enhanced timers, and FlexMemory-making it the optimal choice for industrial motion control where precision, integration, and reliability are critical.
Availability
MKE14Z128VLH7 is available at Aetrix Electronics and suitable for industrial motor drives, factory automation controllers, and energy monitoring gateways requiring stable component supply, long-term lifecycle support, and automotive-grade reliability under extended temperature operation.
Supply support for MKE14Z128VLH7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ARM-based microcontrollers and edge processing.
The Kinetis KE1xZ family-including MKE14Z128VLH7-is engineered for high-reliability industrial motion control and smart power systems, emphasizing low-power analog integration, motor-control peripherals, and functional safety readiness.
FAQ
What is the maximum operating frequency of the MKE14Z128VLH7?
The MKE14Z128VLH7 operates at up to 72 MHz using the Fast Internal Reference Clock (FIRC) or external crystal oscillator. This frequency is fully supported across all active power modes (Run, Wait, VLPR, VLPW) and enables deterministic execution of motor control algorithms with sub-microsecond timer resolution.
Does the MKE14Z128VLH7 include a touch sensing interface?
No, the MKE14Z128VLH7 does not include the Touch Sensing Input (TSI) module. This distinguishes it from the MKE15Z128VLH7 variant, which integrates TSI for capacitive touch applications. The MKE14Z128VLH7 is optimized for non-touch use cases such as motor control and industrial sensing.
What analog peripherals are integrated into the MKE14Z128VLH7?
The MKE14Z128VLH7 integrates dual 12-bit SAR ADCs (1 Msps, 16+11 channels), two analog comparators each with an internal 8-bit DAC, and a temperature sensor connected to ADC26. These peripherals support high-accuracy current/voltage monitoring and analog threshold detection without external components.
Can the MKE14Z128VLH7 operate in ultra-low-power modes with peripherals active?
Yes, the MKE14Z128VLH7 supports Very Low Power Stop (VLPS) mode where LPUART, LPSPI, LPTMR, CMP, ADC, RTC, and LPIT remain operational using the SIRC clock source. This enables wake-up from <5 µA standby current on serial activity or analog threshold crossing.
What development tools support the MKE14Z128VLH7?
The MKE14Z128VLH7 is fully supported by NXP's MCUXpresso SDK and IDE, including drivers for FTM, ADC, LPUART, and power management. Hardware evaluation is enabled via the FRDM-KE15Z board (software-compatible) and the KE1xZ Tower System modules.
MKE14Z128VLH7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- Kinetis KE1xZ
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- FlexIO, I2C, SPI, UART/USART
- Peripherals:
- DMA, LVD, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 34K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 16x12b; D/A 1x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKE14Z128VLH7 FAQ
1.How can I place an order for MKE14Z128VLH7 through Aetrix?
Please submit a Request for Quotation (RFQ) for MKE14Z128VLH7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKE14Z128VLH7 reliable?
The price and inventory of MKE14Z128VLH7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKE14Z128VLH7 is usually 5 days.
3.What payment methods are accepted for MKE14Z128VLH7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKE14Z128VLH7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKE14Z128VLH7?
MKE14Z128VLH7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKE14Z128VLH7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKE14Z128VLH7?
For technical support, including MKE14Z128VLH7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKE14Z128VLH7 requirements.
6.How does Aetrix verify that MKE14Z128VLH7 is sourced from the original manufacturer or authorized distributors?
All MKE14Z128VLH7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKE14Z128VLH7 meets industry standards.
7.What is the process for return or replacement of MKE14Z128VLH7?
All MKE14Z128VLH7 units undergo pre-shipment inspection (PSI). If there is an issue with MKE14Z128VLH7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKE14Z128VLH7 part is unused and in its original packaging.
Return procedure for MKE14Z128VLH7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKE14Z128VLH7 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
