NXP Semiconductors MKE17Z512VLH9
- Part No.:
- MKE17Z512VLH9
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
MKE17Z512VLH9.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKE17Z512VLH9 from NXP Semiconductors is a 96 MHz ARM® Cortex®-M0+ microcontroller with 512 KB flash, 96 KB SRAM, dual 25-channel TSI modules (47 total touch channels), 24-channel 12-bit 1 Msps ADC, and 3× FlexTimer units-designed for robust HMI and BLDC motor control in industrial and automotive environments.
For engineers reviewing the MKE17Z512VLH9 datasheet, MKE17Z512VLH9 pinout, MKE17Z512VLH9 application, or MKE17Z512VLH9 equivalent, key selection criteria include its 64-LQFP package, -40 to 105 °C operating range, dual TSI support for capacitive touch interfaces, low-power peripheral operation in VLPS/Stop modes, and integrated CRC, WDOG/EWM, and secure debug disable capability.
Technical Context
The MKE17Z512VLH9 implements an ARMv6-M Thumb-2 ISA core with NVIC supporting 32 interrupt vectors and 4 priority levels, coupled with AWIC for asynchronous wake-up from Stop/VLPS modes via ADC, CMP, LPUART, LPI2C, RTC, or TSI. Its SCG clock system integrates FIRC (±1% @48–60 MHz), SIRC (±3% @8/2 MHz), LPO (128 kHz), LPFLL, and OSC (4–40 MHz / 32–40 kHz) with configurable dividers and gating.
Memory architecture includes dual-bank flash enabling SWAP firmware updates, 96 KB zero-wait-state SRAM, and 256-byte flash cache. Peripheral interconnect uses a crossbar switch supporting concurrent master access, while eDMA (8-channel, 63-source DMAMUX) offloads data movement for ADC, UART, SPI, and I²C transfers without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, up to 96 MHz - delivers deterministic real-time response with Thumb-2 instruction efficiency and low gate count. |
| Flash / SRAM | 512 KB dual-bank flash with SWAP support / 96 KB SRAM - enables field-upgradable firmware and real-time data buffering for motor control loops. |
| ADC | 12-bit SAR, 1 Msps, 24 input channels - provides high-resolution analog sensing for current/voltage feedback in BLDC drives. |
| TSI | Dual TSI modules, 47 total touch channels - supports multi-zone capacitive touch panels with noise immunity for industrial HMIs. |
| Timers | 3× FTM (8+4+4 PWM channels), LPIT (4-channel), LPTMR - enables precise commutation timing, periodic sensor polling, and low-power wake-up scheduling. |
| Low-Power Modes | HSRUN, RUN, VLPR, WAIT, VLPW, STOP, VLPS - allows sub-μA retention in VLPS with selective peripheral wake-up (e.g., LPUART, RTC, CMP). |
| Voltage / Temp | 2.7–5.5 V supply, –40 to 105 °C ambient - suitable for under-hood automotive and factory-floor industrial deployment. |
Pinout & Package
Package: 64-pin LQFP (10 mm × 10 mm), 0.5 mm pitch, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dedicated analog/digital power pins with decoupling requirements per datasheet Section 8.2 - critical for ADC/TSP stability. |
| EXTAL/XTAL | Crystal oscillator inputs | Supports 32–40 kHz or 4–40 MHz crystal - enables precise timing for RTC or high-accuracy serial communication. |
| TSI_CHx | Touch sense input | 47 dedicated GPIO-capable pins across TSI0/TSI1 - routed internally to charge-transfer measurement circuitry with programmable sensitivity. |
| ADCx_SEy | Analog input channel | 24 single-ended inputs mapped to internal ADC mux - supports simultaneous sampling with hardware triggers from FTM/LPTMR. |
| FTMx_CHy | PWM output / capture input | 16 total FTM channels distributed across three modules - configured for complementary PWM with deadtime insertion for 3-phase motor gate drivers. |
| LPUARTx_RX/TX | Low-power UART interface | Three independent LPUART modules - operate in VLPS mode using SIRC/OSC clocks for battery-backed diagnostics or remote configuration. |
Key Features
| Feature | Design Value |
|---|---|
| Dual TSI with 47 channels | Enables full-touch HMI panels (e.g., control panels, appliance interfaces) with built-in noise rejection and auto-calibration - reduces external component count. |
| 1 Msps 12-bit ADC + self-calibration | Delivers accurate current/voltage sampling for closed-loop motor control without external calibration components or host intervention. |
| 3× FlexTimer with deadtime insertion | Generates synchronized, phase-shifted PWM outputs for 3-phase BLDC inverters - eliminates need for external gate driver logic. |
| Low-power peripherals in VLPS | LPUART, LPI2C, LPSPI, CMP, RTC, and ADC remain active in VLPS mode - enables always-on sensor monitoring with <10 μA system current. |
| Secure debug disable | SWD memory access blocked after security bit programming - prevents unauthorized firmware extraction in production devices. |
Applications
| Industrial Motor Control | Automotive Body Electronics |
|---|---|
|
Use Scenario: Sensorless BLDC motor drive in HVAC blowers or pump systems requiring compact, cost-effective control with thermal protection. IC Role / Device Role / Timing Role: Main motor controller executing FOC or trapezoidal commutation, sampling current via ADC, generating gated PWM via FTM, and managing thermal shutdown via on-die temperature sensor. Use Value: Integrated 1 Msps ADC and 3× FTM eliminate external signal conditioning and gate driver ICs; dual TSI enables embedded diagnostic touch interface on same MCU. |
Use Scenario: Door module controlling window lift, mirror adjustment, and seat position with capacitive touch buttons and LIN communication. IC Role / Device Role / Timing Role: Central body controller handling LIN slave protocol, capacitive touch detection (TSI), position feedback (ADC), and PWM-driven actuator control. Use Value: 47-channel TSI supports multi-button panel without external touch controller; LPUART/LIN modules reduce BOM by consolidating communication interfaces. |
| Smart Appliance HMI | Factory Automation Sensor Node |
|
Use Scenario: Touch-enabled oven or washing machine control panel requiring ESD-hardened interface, real-time status display, and fault logging. IC Role / Device Role / Timing Role: HMI processor managing capacitive touch (TSI), display refresh (SPI), user alerts (PWM buzzer), and non-volatile event logging (flash SWAP). Use Value: Dual TSI ensures reliable touch detection in noisy kitchen environments; 512 KB flash supports firmware updates and localized language assets. |
Use Scenario: Wireless sensor node monitoring vibration, temperature, and humidity in predictive maintenance systems with battery life >5 years. IC Role / Device Role / Timing Role: Edge intelligence node performing local ADC sampling, CRC-verified data packaging, and low-power wake-up via LPI2C-connected sensors. Use Value: VLPS mode with active LPI2C/RTC/CMP draws <8 μA; integrated CRC engine ensures data integrity without software overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKE17Z512VLL9 | 100-LQFP package, 89 GPIOs, 50-channel TSI - larger footprint, higher pin count, identical core/peripherals. | Preferred for designs requiring >58 GPIOs or >47 touch channels; not drop-in compatible due to package and pinout mismatch. | Select when board layout accommodates 100-LQFP and additional touch or I/O resources are needed. |
| MKE13Z512VLH9 | Single TSI module (22 channels), same 64-LQFP package and pinout - reduced touch capability, otherwise identical flash/SRAM/peripherals. | Suitable for cost-sensitive HMI or motor control where <22 touch points suffice; shares PCB footprint with MKE17Z512VLH9. | Choose for simplified touch requirements without redesigning PCB; retains full compatibility except TSI channel count. |
Compared with MKE17Z512VLH9, the MKE17Z512VLL9 offers expanded I/O and touch capacity at the cost of board area, while the MKE13Z512VLH9 provides identical mechanical fit and most features but halves TSI channel count - enabling direct PCB reuse where touch complexity is reduced.
Availability
MKE17Z512VLH9 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, smart appliance HMI, and factory automation sensor nodes requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-aligned reliability.
Supply support for MKE17Z512VLH9 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, and mobile applications, with deep expertise in ARM-based microcontrollers and edge processing.
The Kinetis KE1xZ family, including MKE17Z512VLH9, was designed specifically for cost-sensitive, low-power industrial and automotive applications demanding robust analog integration, capacitive touch, and motor control peripherals in compact packages.
FAQ
What is the maximum operating frequency of the MKE17Z512VLH9?
The MKE17Z512VLH9 operates at up to 96 MHz using its ARM Cortex-M0+ core. This frequency is achievable with the FIRC (48–60 MHz) clock source multiplied via SCG PLL or directly from OSC (4–40 MHz) with appropriate dividers. The device maintains full peripheral functionality-including ADC sampling, FTM PWM generation, and TSI measurements-at this speed, as verified in the electrical characteristics table of the KE1XZP100M96SF0 datasheet.
Does the MKE17Z512VLH9 support secure firmware protection?
Yes, the MKE17Z512VLH9 supports flash security via programming the flash configuration field at address 0x40c. Once enabled, the SWD debug port loses memory access capability, preventing unauthorized readout of firmware. This feature is documented in Section 2.1.7 of the KE1XZP100M96SF0 datasheet and applies specifically to the MKE17Z512VLH9 silicon revision.
How many touch channels does the MKE17Z512VLH9 support, and how are they distributed?
The MKE17Z512VLH9 supports 47 total touch channels, implemented across two independent TSI modules (TSI0 and TSI1). Per Table 2 in the KE1XZP100M96SF0 datasheet, this is a fixed allocation for the VLH9 variant - distinct from the 50-channel MKE17Z512VLL9 and 22-channel MKE13Z512VLH9. Each TSI module provides up to 25 channels, with one channel shared or reserved per module in this configuration.
Can the MKE17Z512VLH9 operate in low-power modes while maintaining serial communication?
Yes, the MKE17Z512VLH9 supports active LPUART, LPI2C, and LPSPI operation in VLPS and Stop modes using SIRC (8/2 MHz) or OSC (32–40 kHz) clock sources. This capability is confirmed in Table 4 (AWIC Wake-up Sources) and Section 2.1.8 of the KE1XZP100M96SF0 datasheet, enabling battery-powered applications to maintain communication links while drawing sub-10 μA system current.
What is the ADC resolution and sampling rate supported by the MKE17Z512VLH9?
The MKE17Z512VLH9 integrates a single 12-bit successive approximation register (SAR) ADC capable of up to 1 million samples per second (1 Msps) across 24 analog input channels. It supports selectable resolution (12/10/8-bit), hardware triggering from multiple sources (FTM, LPTMR, LPIT), and self-calibration - all specified in Section 2.2.3 of the KE1XZP100M96SF0 datasheet for the MKE17Z512VLH9 variant.
MKE17Z512VLH9 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 96MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- DMA, PWM
- Number of I/O:
- 58
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 5.5V
- Data Converters:
- A/D 1x12b
- Oscillator Type:
- -
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKE17Z512VLH9 FAQ
1.How can I place an order for MKE17Z512VLH9 through Aetrix?
Please submit a Request for Quotation (RFQ) for MKE17Z512VLH9 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKE17Z512VLH9 reliable?
The price and inventory of MKE17Z512VLH9 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKE17Z512VLH9 is usually 5 days.
3.What payment methods are accepted for MKE17Z512VLH9?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKE17Z512VLH9 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKE17Z512VLH9?
MKE17Z512VLH9 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKE17Z512VLH9 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKE17Z512VLH9?
For technical support, including MKE17Z512VLH9 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKE17Z512VLH9 requirements.
6.How does Aetrix verify that MKE17Z512VLH9 is sourced from the original manufacturer or authorized distributors?
All MKE17Z512VLH9 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKE17Z512VLH9 meets industry standards.
7.What is the process for return or replacement of MKE17Z512VLH9?
All MKE17Z512VLH9 units undergo pre-shipment inspection (PSI). If there is an issue with MKE17Z512VLH9, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKE17Z512VLH9 part is unused and in its original packaging.
Return procedure for MKE17Z512VLH9:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKE17Z512VLH9 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

