NXP Semiconductors MKL26Z128CAL4R
- Part No.:
- MKL26Z128CAL4R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 36-UFBGA, WLCSP
- Datasheet:
-
MKL26Z128CAL4R.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 36WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:4,411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKL26Z128CAL4R from NXP Semiconductors (formerly Freescale) is a 48 MHz ARM Cortex-M0+ microcontroller in a 36-pin Wafer Level Chip Scale Package, featuring 128 KB flash, 16 KB SRAM, USB OTG FS 2.0 with on-chip transceiver and 5 V-to-3.3 V regulator, and ultra-low-power operation down to 0.23 µA in VLLS0 mode. It targets space-constrained, battery-powered sensor hubs and smartphone accessories.
For engineers reviewing the MKL26Z128CAL4R datasheet, MKL26Z128CAL4R pinout, MKL26Z128CAL4R application, or MKL26Z128CAL4R equivalent, key selection criteria include its 2.37 mm × 2.46 mm WLCSP footprint, nine low-power modes, integrated 16-bit SAR ADC and 12-bit DAC, TSI touch interface, and USB-capable mixed-signal peripheral set for embedded edge-node designs.
Technical Context
The MKL26Z128CAL4R implements an ARM Cortex-M0+ core with Thumb-2 instruction set and Bit Manipulation Engine, operating at up to 48 MHz in RUN mode and 4 MHz in VLPR/VLPS modes. Its clock system includes multi-source options: internal 4 MHz/32 kHz IRCs, external 32 kHz–32 MHz crystals, and MCG configurable across FEI/FBI/BLPI/PEE modes.
Power management integrates nine low-power states-RUN, WAIT, STOP, VLPS, LLS, and VLLS0–VLLS3-with peripheral-specific current adders (e.g., +22 µA for CMP, +45 µA for bandgap) and precise voltage monitoring (LVD thresholds from 1.54 V to 2.64 V). USB functionality uses an integrated transceiver and regulator, eliminating external components for full-speed device operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, 48 MHz max - delivers deterministic real-time control with minimal gate count and power. |
| Memory | 128 KB flash / 16 KB SRAM - supports firmware updates and local data buffering without external memory. |
| USB Interface | USB OTG FS 2.0 with on-chip transceiver and 5 V-to-3.3 V regulator - enables direct USB connectivity without external PHY or LDO. |
| Low-Power Modes | Nine modes including VLLS0 (0.23 µA @ 25°C) - enables multi-year battery life in always-on sensor applications. |
| Analog Peripherals | 16-bit SAR ADC, 12-bit DAC, analog comparator with 6-bit DAC - supports precision sensor signal conditioning and closed-loop control. |
| Package | 36-pin WLCSP, 2.37 mm × 2.46 mm, 0.35 mm pitch - fits ultra-compact wearable and accessory PCBs. |
| Operating Range | 1.71–3.6 V supply, –40 to +85°C ambient - suitable for consumer and industrial environments without external regulation. |
Pinout & Package
36-pin Wafer Level Chip Scale Package (WLCSP), 2.37 mm × 2.46 mm × 0.53 mm height, 0.35 mm ball pitch. Ball grid layout conforms to JEDEC MO-220, with solder mask defined pads and SnAg finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Digital supply rail | Primary 1.71–3.6 V power input; decoupling required within 1 mm of ball. |
| VDDA | Analog supply rail | Must be within ±0.1 V of VDD; powers ADC, DAC, CMP, and bandgap reference. |
| VSS / VSSA | Digital/analog ground | Separate ground planes recommended; differential voltage ≤ 0.1 V ensures analog accuracy. |
| USB_DP / USB_DM | USB differential pair | Full-speed (12 Mbps) signaling; internal termination and ESD protection eliminate external resistors. |
| PTA0–PTA31, PTB0–PTB1, PTC0–PTC7, PTD0–PTD7 | GPIO / peripheral multiplexed pins | 27 configurable GPIOs with digital filtering, slew rate control, and pull-up/down; support UART, SPI, I2C, I2S, TPM, TSI. |
| RESET_b | Active-low reset input | Asynchronous reset with internal pull-down; accepts 0–VDD logic levels; no external pull-up needed. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power architecture | 0.23 µA VLLS0 current (PORPO=1) enables decade-scale coin-cell operation in wake-on-event systems. |
| Integrated USB transceiver & regulator | Eliminates 5–7 external components (PHY, LDO, termination resistors), reducing BOM cost and board area by >30%. |
| Hardware touch sensing interface (TSI) | Capacitive touch detection on up to 27 channels with <1 µA active current, supporting slider, wheel, and proximity sensing. |
| Smart peripherals with autonomous operation | DMA controller (4 channels, 63 request sources) and low-leakage wakeup unit enable CPU-off sensor data acquisition and event response. |
| Mixed-signal integration | 16-bit ADC (±1 LSB INL), 12-bit DAC (±1 LSB DNL), and comparator with programmable reference reduce need for external signal chain ICs. |
Applications
| Smartphone Accessories | Gaming Controllers |
|---|---|
Use Scenario: Compact Bluetooth-enabled earbud charging case with battery monitoring and LED status feedback. IC Role / Device Role / Timing Role: Main system controller managing USB charging negotiation, Li-ion fuel gauging, and tactile LED sequencing via PWM. Use Value: Ultra-small WLCSP footprint allows PCB real estate savings; VLLS0 mode extends shelf-life battery drain to <1 µA/year. | Use Scenario: Wireless gamepad with motion sensing, button matrix, and haptic feedback. IC Role / Device Role / Timing Role: Central MCU handling BLE HID reporting, accelerometer fusion, and motor driver timing via TPM outputs. Use Value: Integrated 16-bit ADC reads analog stick voltage; TSI detects capacitive grip zones; USB OTG enables firmware updates via PC. |
| Sensor Hub | Wearable Health Monitor |
Use Scenario: Multi-sensor node aggregating temperature, humidity, and ambient light for smart home gateway. IC Role / Device Role / Timing Role: Low-power aggregator with I2C master to sensors, UART to host MCU, and periodic wake-up via LPTMR. Use Value: Nine low-power modes allow dynamic power scaling; 12-bit DAC drives analog sensor bias; 27 GPIOs support flexible expansion. | Use Scenario: Optical heart-rate monitor using photodiode array and green LED drivers. IC Role / Device Role / Timing Role: Analog front-end controller performing synchronized LED pulsing, ADC sampling, and digital filtering before BLE transmission. Use Value: 16-bit SAR ADC resolves small photoplethysmography signals; internal 4 MHz IRC provides stable timing for LED pulse width control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| KL26Z128VLH4 | 64-pin LQFP package (10 mm × 10 mm), same core/peripherals but larger footprint and higher thermal resistance (RθJA = 49.5°C/W). | Better suited for prototyping and applications requiring more GPIOs (up to 54) and easier rework; lacks WLCSP's size advantage. | Select when board space permits and hand-soldering or debug access is prioritized over miniaturization. |
| EFM32PG12B500F1024GL125 | Silicon Labs ARM Cortex-M4, 40 MHz, 1024 KB flash, 256 KB RAM, lower active current (111 µA/MHz) but no native USB PHY. | Requires external USB transceiver; superior DSP capability for audio/sensor fusion but higher BOM complexity for USB endpoints. | Choose for compute-intensive sensor algorithms where USB is secondary and external PHY integration is acceptable. |
Compared with KL26Z128VLH4 and EFM32PG12B500F1024GL125, MKL26Z128CAL4R uniquely balances ultra-compact WLCSP packaging, integrated USB 2.0 transceiver, and sub-µA stop-mode operation-making it optimal for production-volume, space-constrained USB-peripheral designs where component count and board area are critical.
Availability
MKL26Z128CAL4R is available at Aetrix Electronics and suitable for smartphone accessories, gaming controllers, sensor hubs, and wearable health monitors requiring stable component supply and long-term manufacturability.
Supply support for MKL26Z128CAL4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, and mobile applications.
The Kinetis KL26 sub-family was designed specifically for ultra-low-power, USB-enabled edge-node microcontrollers targeting compact, battery-operated consumer electronics and human-interface devices.
FAQ
What is the maximum operating frequency of the MKL26Z128CAL4R core?
The MKL26Z128CAL4R features an ARM Cortex-M0+ core rated for up to 48 MHz in normal RUN mode. This frequency is achievable using the Phase-Locked Loop (PLL) with an external crystal or internal reference clock. In Very-Low-Power Run (VLPR) mode, the core operates at up to 4 MHz to minimize dynamic power consumption while maintaining peripheral responsiveness. The MKL26Z128CAL4R datasheet specifies fSYS = 48 MHz as the absolute maximum system clock frequency under validated operating conditions.
Does the MKL26Z128CAL4R include an integrated USB transceiver?
Yes, the MKL26Z128CAL4R includes a full-speed USB 2.0 On-The-Go (OTG) controller with an integrated transceiver and a 5 V-to-3.3 V regulator. This eliminates the need for external USB PHY components, discrete level shifters, or external LDOs in most USB device implementations. The MKL26Z128CAL4R supports both device and host roles and complies with USB 2.0 specifications for full-speed (12 Mbps) operation.
What is the smallest power mode current achievable with the MKL26Z128CAL4R?
The MKL26Z128CAL4R achieves a minimum supply current of 0.23 µA in Very-Low-Leakage Stop Mode 0 (VLLS0) when SMC_STOPCTRL[PORPO] = 1 and operating at 3.0 V and 25°C. This mode retains RAM and register contents while disabling all clocks except the 32 kHz LPO, enabling wake-up via RTC alarm or external pin interrupt. The MKL26Z128CAL4R datasheet confirms this value under specified brownout-disabled conditions.
How many GPIO pins does the MKL26Z128CAL4R support?
The MKL26Z128CAL4R provides 27 general-purpose input/output (GPIO) pins, mapped across PORTA, PORTB, PORTC, and PORTD. All GPIOs support digital filtering, slew rate control, and configurable pull-up/pull-down resistors. Up to 27 pins can be used simultaneously as GPIOs, though some share functions with analog peripherals (ADC, DAC, TSI) or communication interfaces (UART, SPI, I2C). The MKL26Z128CAL4R pin assignment table in the KL26P36M48SF5 datasheet validates this count for the AL4 package variant.
What analog peripherals are integrated into the MKL26Z128CAL4R?
The MKL26Z128CAL4R integrates a 16-bit successive approximation register (SAR) ADC with ±1 LSB integral nonlinearity, a 12-bit DAC with ±1 LSB differential nonlinearity, and an analog comparator (CMP) featuring a built-in 6-bit DAC and programmable reference input. These peripherals share the VDDA/VSSA supply domain and support low-power operation, enabling precision sensor interfacing and closed-loop control without external signal-conditioning ICs. The MKL26Z128CAL4R datasheet specifies their electrical characteristics across temperature and voltage ranges.
MKL26Z128CAL4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 36-UFBGA, WLCSP
- Series:
- Kinetis KL2
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- I2C, LINbus, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LVD, POR, PWM, WDT
- Number of I/O:
- 27
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12bit SAR; D/A 12bit
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKL26Z128CAL4R FAQ
1.How can I place an order for MKL26Z128CAL4R through Aetrix?
Please submit a Request for Quotation (RFQ) for MKL26Z128CAL4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKL26Z128CAL4R reliable?
The price and inventory of MKL26Z128CAL4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKL26Z128CAL4R is usually 5 days.
3.What payment methods are accepted for MKL26Z128CAL4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKL26Z128CAL4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKL26Z128CAL4R?
MKL26Z128CAL4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKL26Z128CAL4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKL26Z128CAL4R?
For technical support, including MKL26Z128CAL4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKL26Z128CAL4R requirements.
6.How does Aetrix verify that MKL26Z128CAL4R is sourced from the original manufacturer or authorized distributors?
All MKL26Z128CAL4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKL26Z128CAL4R meets industry standards.
7.What is the process for return or replacement of MKL26Z128CAL4R?
All MKL26Z128CAL4R units undergo pre-shipment inspection (PSI). If there is an issue with MKL26Z128CAL4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKL26Z128CAL4R part is unused and in its original packaging.
Return procedure for MKL26Z128CAL4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKL26Z128CAL4R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

