NXP Semiconductors MKL26Z128VFT4R
- Part No.:
- MKL26Z128VFT4R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
MKL26Z128VFT4R.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKL26Z128VFT4R from NXP Semiconductors (formerly Freescale) is a 48 MHz ARM Cortex-M0+ microcontroller in 48-pin QFN package, featuring 128 KB flash, 16 KB SRAM, USB 2.0 On-The-Go with on-chip transceiver, 16-bit SAR ADC, and ultra-low-power operation down to 0.23 µA in VLLS0 mode. It targets battery-powered human-machine interface and sensor-edge applications requiring full state retention and sub-5 µs wakeup.
For engineers reviewing the MKL26Z128VFT4R datasheet, MKL26Z128VFT4R pinout, MKL26Z128VFT4R application, or MKL26Z128VFT4R equivalent, key selection criteria include its 48-pin QFN footprint, USB-capable low-power runtime (40 µA/MHz), integrated TSI touch interface, and support for -40°C to +105°C industrial ambient operation.
Technical Context
The MKL26Z128VFT4R implements an ARM Cortex-M0+ core with Bit Manipulation Engine and Micro Trace Buffer, paired with a multi-source clock system including 32 kHz–40 kHz and 3–32 MHz crystal oscillators, internal 4 MHz IRC, and programmable MCG. Its power architecture supports nine low-power modes - including VLLS0 (0.23 µA), VLPS (2.69 µA), and LLS (1.98 µA) - with full SRAM retention and configurable peripheral gating.
Peripheral integration includes two UARTs, two I²C modules, two SPIs, I²S/SAI, six-channel TPM, two 2-channel TPMs, LPTMR, RTC, COP watchdog, and DMA supporting 63 request sources. Analog subsystem comprises 16-bit SAR ADC, 12-bit DAC, and analog comparator with embedded 6-bit DAC and programmable reference.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, up to 48 MHz - delivers industry-leading 48 MHz throughput with zero-wait-state flash and energy-efficient execution. |
| Memory | 128 KB flash / 16 KB SRAM - sufficient for USB stack, RTOS, and sensor fusion firmware with full debug visibility. |
| USB Interface | Full-/low-speed USB 2.0 OTG with on-chip transceiver and 5 V-to-3.3 V regulator - enables direct USB connectivity without external PHY or level-shifting components. |
| Power Consumption | 0.23 µA in VLLS0 mode (PORPO=1) with full state retention - supports decade-scale coin-cell operation in wake-on-touch or wake-on-event designs. |
| Analog Peripherals | 16-bit SAR ADC, 12-bit DAC, CMP with 6-bit DAC - provides high-resolution sensing and precision analog control without external converters. |
| Package | 48-pin QFN (7 × 7 × 1 mm, 0.5 mm pitch) - compact surface-mount footprint compatible with automated assembly and space-constrained PCB layouts. |
| Operating Range | -40°C to +105°C ambient, 1.71–3.6 V supply - certified for industrial and extended-temperature embedded deployments. |
Pinout & Package
48-pin QFN (VFT4) package, 7 mm × 7 mm × 1 mm body, 0.5 mm pitch, exposed thermal pad. Pinout conforms to KL26 signal multiplexing specification Rev5 (document KL26P64M48SF5), with dedicated SWD debug pins (PTA0/PTA1), USB_DP/DM (PTA2/PTA3), TSI channels (up to 16 inputs), and 36 GPIOs across PORTA–PORTD.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Digital/analog power and ground | Separate digital/analog supplies enable noise isolation; VDDA must track VDD within ±0.1 V for ADC/DAC accuracy. |
| PTA0/PTA1 | SWD_CLK/SWD_DIO | Two-pin Serial Wire Debug interface - supports full programming, trace, and real-time debugging without JTAG overhead. |
| PTA2/PTA3 | USB_DP/USB_DM | Dedicated full-speed USB differential pair - internally terminated and ESD-protected per USB 2.0 spec; no external magnetics required. |
| PTB0–PTB15 | GPIO / TSI / UART / SPI | Multiplexed I/O bank with TSI capacitive sensing capability - enables touch buttons/sliders with <1 µA active current per channel. |
| PTC0–PTC15 | GPIO / ADC / DAC / I²C | Analog-peripheral-rich bank supporting simultaneous ADC sampling, DAC output, and I²C slave/master operation. |
| PTD0–PTD15 | GPIO / UART / SPI / TPM | High-drive GPIO bank (20 mA sink/source) - suitable for driving LEDs, small relays, or logic-level MOSFET gates directly. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power architecture | 90 nm TFS process with clock/power gating and zero-wait-state flash - reduces dynamic and leakage power across all operating modes. |
| Integrated USB PHY and regulator | On-die transceiver + 5 V-to-3.3 V regulator - eliminates external USB level-shifter and discrete LDO, saving BOM cost and board area. |
| Hardware touch sensing interface (TSI) | Capacitive sensing engine with 16-channel support and <1 µA per channel active current - enables robust, low-power touch HMI without host CPU intervention. |
| Flexible clocking system | MCG with FLL, PLL, and internal/external reference options - allows seamless transitions between high-performance (48 MHz) and ultra-low-power (4 MHz) modes. |
| Security and identification | 80-bit unique chip ID + COP watchdog - provides device-level traceability and hardware-enforced reset supervision for safety-critical functions. |
Applications
| Smart Wearable Sensor Node | Industrial USB-Capable Data Logger |
|---|---|
Use Scenario: Compact wearable device monitoring heart rate, motion, and skin temperature using capacitive touch controls and BLE bridge. IC Role / Device Role / Timing Role: Primary MCU managing sensor acquisition, TSI-based UI, USB mass storage for firmware updates, and low-latency wakeup from VLLS0 on gesture detection. Use Value: 0.23 µA VLLS0 current extends coin-cell life beyond 5 years; integrated USB avoids external PHY; 16-bit ADC ensures medical-grade signal fidelity. | Use Scenario: Ruggedized field logger capturing vibration, temperature, and humidity data at 1 kHz, with USB 2.0 bulk transfer to PC for post-processing. IC Role / Device Role / Timing Role: Real-time data aggregator with timestamped logging to internal flash, USB OTG host mode for direct file export, and RTC-driven scheduled wakeups. Use Value: 128 KB flash stores >1 million samples; USB full-speed transfers 1 MB/s; -40°C to +105°C rating ensures reliability in unconditioned enclosures. |
| Low-Power Human-Machine Interface | USB-Enabled Smart Home Controller |
Use Scenario: Touch-enabled wall switch or thermostat with local display, environmental sensing, and wireless backhaul. IC Role / Device Role / Timing Role: Central HMI controller running TSI firmware, driving segment LCD via GPIO, managing I²C sensors, and handling USB CDC for configuration via PC. Use Value: TSI hardware acceleration offloads CPU; 36 GPIOs support direct LCD segment drive; 40 µA/MHz run efficiency minimizes thermal rise in sealed housing. | Use Scenario: Zigbee/Z-Wave hub with USB configuration port, OTA update interface, and local status LED feedback. IC Role / Device Role / Timing Role: Bridge MCU coordinating radio coexistence, USB CDC virtual COM port, PWM-controlled RGB LED indicators, and secure boot validation. Use Value: Dual UARTs enable concurrent radio and USB communication; 12-bit DAC drives analog LED dimming; 80-bit UID enables per-device provisioning keys. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| KL27Z128VLH4 | Same Kinetis L family, 64-pin LQFP, 128 KB flash, 16 KB RAM, but adds full-speed USB crystal-less operation and enhanced security features. | Requires larger PCB footprint and lacks QFN thermal performance; better suited for designs needing USB suspend/resume robustness over coin-cell lifetime. | Select when USB crystal-less operation and tamper detection are prioritized over minimal size and lowest VLLS0 current. |
| STM32L073RZT6 | ARM Cortex-M0+, 32 MHz max, 192 KB flash, 20 KB RAM, 12-bit ADC, but no native USB PHY - requires external USB transceiver or uses USB FS via software stack. | Higher flash density and lower active current (115 µA/MHz), yet increases BOM count and firmware complexity for USB functionality. | Select when maximum code space and ultra-low active power outweigh integrated USB convenience and layout simplicity. |
Compared with KL27Z128VLH4 and STM32L073RZT6, MKL26Z128VFT4R offers the smallest footprint, lowest VLLS0 current (0.23 µA), and fully integrated USB PHY - making it optimal for space- and battery-constrained edge nodes where USB plug-and-play is mandatory.
Availability
MKL26Z128VFT4R is available at Aetrix Electronics and suitable for smart wearables, industrial data loggers, low-power HMIs, and USB-enabled smart home controllers requiring stable component supply across long-lifecycle production programs.
Supply support for MKL26Z128VFT4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in ARM-based microcontrollers and edge processing.
The Kinetis KL26 sub-family - including MKL26Z128VFT4R - was designed specifically for ultra-low-power, USB-connected edge devices requiring robust analog integration, capacitive touch, and extended-temperature operation in cost-sensitive applications.
FAQ
What is the minimum supply voltage for reliable operation of MKL26Z128VFT4R?
MKL26Z128VFT4R operates reliably from 1.71 V to 3.6 V. Below 1.71 V, brown-out detection triggers reset; above 3.6 V risks damage. The internal 12-bit DAC and 16-bit ADC maintain specified linearity and accuracy only within this range, and VDDA must remain within ±0.1 V of VDD to ensure analog performance.
Does MKL26Z128VFT4R support crystal-less USB operation?
No, MKL26Z128VFT4R requires an external 32 MHz crystal for full-speed USB operation. Unlike later KL27 variants, it lacks the internal USB PLL calibration circuitry needed for crystal-less USB. The USB module mandates precise 48 MHz system clock derived from a 32 MHz crystal via the MCG PLL, as documented in KL26P64M48SF5 Section 3.8.1.
How many GPIO pins are available on MKL26Z128VFT4R in the 48-pin QFN package?
MKL26Z128VFT4R provides 36 GPIO pins across PORTA–PORTD in its 48-pin QFN (VFT4) package. This count excludes dedicated power, ground, reset, SWD, and USB pins. All 36 support interrupt, DMA request, and multiple alternate functions including UART, SPI, I²C, TPM, and TSI inputs.
What is the wakeup time from VLLS0 mode for MKL26Z128VFT4R?
MKL26Z128VFT4R wakes from VLLS0 mode in 106–120 µs (typical 106 µs) to execute the first instruction, as measured under FEI clock mode at default 21 MHz CPU frequency. This includes POR recovery and clock stabilization - critical for responsive wake-on-touch or wake-on-external-interrupt use cases.
Can MKL26Z128VFT4R operate across the full industrial temperature range?
Yes, MKL26Z128VFT4R is rated for -40°C to +105°C ambient temperature operation, verified per JEDEC JESD22-A103 and JESD22-A104 standards. All electrical specifications - including flash write endurance, ADC/DAC accuracy, and USB timing - are guaranteed across this range when supplied with 1.71–3.6 V and proper thermal management.
MKL26Z128VFT4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- Kinetis KL2
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- I2C, LINbus, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LVD, POR, PWM, WDT
- Number of I/O:
- 36
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D - 16bit; D/A - 12bit
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKL26Z128VFT4R FAQ
1.How can I place an order for MKL26Z128VFT4R through Aetrix?
Please submit a Request for Quotation (RFQ) for MKL26Z128VFT4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKL26Z128VFT4R reliable?
The price and inventory of MKL26Z128VFT4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKL26Z128VFT4R is usually 5 days.
3.What payment methods are accepted for MKL26Z128VFT4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKL26Z128VFT4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKL26Z128VFT4R?
MKL26Z128VFT4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKL26Z128VFT4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKL26Z128VFT4R?
For technical support, including MKL26Z128VFT4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKL26Z128VFT4R requirements.
6.How does Aetrix verify that MKL26Z128VFT4R is sourced from the original manufacturer or authorized distributors?
All MKL26Z128VFT4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKL26Z128VFT4R meets industry standards.
7.What is the process for return or replacement of MKL26Z128VFT4R?
All MKL26Z128VFT4R units undergo pre-shipment inspection (PSI). If there is an issue with MKL26Z128VFT4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKL26Z128VFT4R part is unused and in its original packaging.
Return procedure for MKL26Z128VFT4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKL26Z128VFT4R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

