NXP Semiconductors MKL36Z128VLL4R
- Part No.:
- MKL36Z128VLL4R
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
MKL36Z128VLL4R.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,030
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKL36Z128VLL4R from NXP Semiconductors (formerly Freescale) is a 48 MHz ARM Cortex-M0+ microcontroller in 100-pin LQFP package, featuring 128 KB flash, 16 KB SRAM, segment LCD controller (up to 47×8), and ultra-low-power operation down to 0.23 µA in VLLS0 mode. It targets battery-powered industrial HMI, portable medical devices, and smart sensor nodes requiring long runtime and integrated display control.
For engineers reviewing the MKL36Z128VLL4R datasheet, MKL36Z128VLL4R pinout, MKL36Z128VLL4R application, or MKL36Z128VLL4R equivalent, key selection criteria include its 100-pin LQFP footprint, 84 GPIO count, -40°C to +105°C operating range, 16-bit SAR ADC with analog comparator, and dual UART/I²C/SPI interfaces for sensor and display subsystem integration.
Technical Context
The MKL36Z128VLL4R implements a single-core ARM Cortex-M0+ processor with Bit Manipulation Engine and Micro Trace Buffer for debug visibility. Its clock system integrates MCG with multiple modes (FEI, FBE, BLPI, BLPE) supporting flexible low-power transitions between RUN, VLPR, STOP, and VLLS0–VLLS3 states.
System-level peripherals include a 6-channel TPM, two 2-channel TPMs, LPTMR, RTC, COP watchdog, and 4-channel DMA. The analog subsystem combines a 16-bit SAR ADC, 12-bit DAC, and comparator with embedded 6-bit DAC reference - all operable in low-leakage stop modes with sub-µA adder currents.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, up to 48 MHz - delivers 30.5 CoreMark/mA in FEI mode for efficient compute-per-milliamp. |
| Memory | 128 KB flash / 16 KB SRAM - sufficient for bootloader + RTOS + application logic with segment LCD driver code. |
| Power Modes | 9 low-power modes including VLLS0 (0.23 µA @ 3.0 V, 25°C) - enables multi-year battery life in wake-on-event applications. |
| ADC/DAC | 16-bit SAR ADC (±1 LSB INL), 12-bit DAC (±1 LSB DNL) - supports precision sensor signal conditioning and analog output control. |
| LCD Controller | Supports 47 frontplanes × 8 backplanes or 51 × 4 - drives alphanumeric or custom segment displays without external glass drivers. |
| GPIO Count | 84 general-purpose I/O pins - accommodates multiplexed HMI signals, touch sensing, and peripheral expansion in compact layouts. |
| Operating Range | -40°C to +105°C ambient, 1.71–3.6 V supply - qualified for industrial and automotive under-hood environments. |
Pinout & Package
Package: 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Digital power/ground | 12 dedicated pairs ensure stable core voltage under dynamic GPIO switching and LCD bias load. |
| VDDA/VSSA | Analog power/ground | Separate analog domain with ±0.1 V differential tolerance - isolates ADC/DAC accuracy from digital noise. |
| PTA0–PTA31, PTB0–PTB17, PTC0–PTC17, PTD0–PTD15, PTE0–PTE2 | GPIO bank terminals | 84 total GPIOs with configurable pull-up/down, slew rate, and drive strength - supports LED indicators, button inputs, and SPI/I²C bus sharing. |
| VLCD | LCD voltage supply | Internal charge pump output (up to 3× VDD) - eliminates external LCD bias generator for segment display operation. |
| TSI0_CH0–TSI0_CH15 | Touch sense inputs | Capacitive touch sensing on 16 channels - enables slider, wheel, or proximity detection without external ICs. |
| ADC0_SE0–ADC0_SE15 | Analog input channels | 16 single-ended or 8 differential ADC inputs - supports simultaneous temperature, pressure, and battery monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power architecture | 90 nm TFS process with clock gating, zero-wait-state flash, and 4.5 µs wakeup from VLPS - reduces active duty cycle in periodic-sensing systems. |
| Segment LCD controller | Hardware-driven 47×8 segment mapping with internal VLCD charge pump - cuts BOM cost and PCB area vs. external LCD drivers. |
| Low-leakage wakeup unit | Configurable pin-triggered exit from VLLS0/VLLS1 with <1 µA static current - enables event-driven operation in energy-harvesting nodes. |
| SWD debug interface | 2-pin Serial Wire Debug with Micro Trace Buffer - allows real-time instruction trace and low-overhead profiling without JTAG pins. |
| Security module | 80-bit unique chip ID - supports device authentication and secure firmware update binding in connected edge devices. |
Applications
| Industrial HMI Panel | Portable Medical Monitor |
|---|---|
Use Scenario: Standalone panel with 4-digit numeric display and 8 tactile buttons controlling HVAC setpoints and status indicators. IC Role / Device Role / Timing Role: Primary MCU executing UI state machine, driving 32-segment LCD via hardware controller, sampling buttons and thermistor via ADC, and managing UART communication to main controller. Use Value: Integrated LCD controller and 84 GPIO eliminate external driver IC and reduce layer count; VLLS0 mode extends AA battery life to >3 years. | Use Scenario: Battery-powered pulse oximeter with OLED status display, SpO₂ sensor interface, and Bluetooth LE connectivity via UART bridge. IC Role / Device Role / Timing Role: Sensor hub aggregating ADC data from photodiode and IR LED, performing basic saturation calculation, and buffering results for transmission. Use Value: 16-bit ADC resolution ensures <1% SpO₂ error margin; 105°C rating permits use in sterilizable enclosures; low-power modes enable 24-hour continuous monitoring per charge. |
| Smart Utility Meter Display | Asset Tracking Beacon |
Use Scenario: Tamper-resistant electricity meter with segmented LCD showing kWh, tariff, and fault codes, powered by supercapacitor backup. IC Role / Device Role / Timing Role: System controller managing LCD refresh, EEPROM logging, tamper-detection GPIO interrupts, and real-time clock with calendar functions. Use Value: RTC with 32 kHz crystal support maintains time during mains outage; 128 KB flash stores 30 days of consumption logs; -40°C rating ensures outdoor deployment. | Use Scenario: GPS-denied indoor asset tag using capacitive touch wake, accelerometer-triggered BLE broadcast, and ambient light sensing for adaptive reporting. IC Role / Device Role / Timing Role: Low-power coordinator sampling TSI and ADC0, entering VLLS0 between events, and waking only on motion or light change to transmit location context. Use Value: TSI + ADC0 + LPTMR coexistence in VLLS1 enables <5 µA average current; 16-bit ADC resolves lux levels across 6 decades for lighting-aware scheduling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKL26Z128VLH4 | 64-pin LQFP, 128 KB flash, 16 KB SRAM, no LCD controller, lower GPIO count (54) | Suitable for non-display applications like sensor nodes or UART gateways where PCB space is constrained | Select when display functionality is unnecessary and 64-pin footprint simplifies layout routing |
| MKE14Z128VLH7 | ARM Cortex-M0+, 48 MHz, 128 KB flash, 16 KB SRAM, 64-pin LQFP, enhanced ESD (±8 kV HBM), no LCD controller | Better suited for harsh ESD environments (e.g., factory floor handhelds) but lacks integrated LCD driver | Choose for high-noise industrial settings where robustness outweighs display integration needs |
Compared with MKL26Z128VLH4 and MKE14Z128VLH7, the MKL36Z128VLL4R uniquely provides segment LCD control in a 100-pin package - making it the only option among the three for cost-sensitive, display-integrated designs requiring >54 GPIOs and extended temperature operation.
Availability
MKL36Z128VLL4R is available at Aetrix Electronics and suitable for industrial HMI, portable medical monitors, smart utility meters, and asset tracking beacons requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MKL36Z128VLL4R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, IoT, and mobile applications.
The Kinetis KL36 family was designed as an ultra-low-power entry-level 32-bit MCU platform targeting cost-sensitive, battery-operated human-machine interface and sensor-edge applications with integrated LCD and touch capability.
FAQ
What is the maximum operating frequency of the MKL36Z128VLL4R core?
The MKL36Z128VLL4R features an ARM Cortex-M0+ core rated for up to 48 MHz operation in normal run mode. This frequency is supported across the full 1.71–3.6 V supply range and -40°C to +105°C ambient temperature, with timing validated per the KL36P121M48SF4 datasheet Rev 5. The core achieves 30.5 CoreMark/mA efficiency in FEI mode, confirming deterministic real-time performance for HMI and sensor processing tasks.
Does the MKL36Z128VLL4R support hardware-accelerated segment LCD driving?
Yes, the MKL36Z128VLL4R integrates a dedicated segment LCD controller capable of driving up to 47 frontplanes and 8 backplanes (or 51 × 4), with programmable bias, frame frequency, and duty cycle. It includes an internal charge pump generating VLCD up to 3× VDD, eliminating external bias circuitry. This hardware engine operates independently of the CPU and retains configuration in low-power modes including VLLS1, enabling always-on display functionality with minimal power overhead.
What are the lowest-power operational states supported by the MKL36Z128VLL4R?
The MKL36Z128VLL4R supports nine low-power modes, with VLLS0 (Very-Low-Leakage Stop Mode 0) delivering the lowest static current: 0.23 µA at 3.0 V and 25°C when PORPO = 1. In this mode, RAM and registers retain full state, and wakeup occurs in 4.5 µs via selected pins or LPUART. VLLS1 adds RTC and comparator wake sources while consuming 0.71 µA typical; both modes are qualified across the full -40°C to +105°C range per datasheet Table 9.
How many analog-to-digital converter channels does the MKL36Z128VLL4R provide?
The MKL36Z128VLL4R includes a 16-bit SAR ADC with 16 single-ended or 8 differential input channels (ADC0_SE0–SE15). It supports hardware averaging, programmable sample time, and conversion triggers from TPM, LPTMR, or software. The ADC operates down to 1.71 V supply and maintains ±1 LSB integral nonlinearity across the full temperature range, enabling precision measurement of sensors such as thermistors, strain gauges, and battery voltage dividers.
Is the MKL36Z128VLL4R pin-compatible with other Kinetis L-series MCUs?
No, the MKL36Z128VLL4R is not pin-compatible with other Kinetis L-series MCUs due to its unique 100-pin LQFP (VLL) package and specific peripheral pin mappings. While it shares architectural compatibility (same register map, memory layout, and toolchain) with KL2x/KL3x families, physical pinouts differ across VLL (100-pin), VLH (64-pin), and VMP (64-ball MAPBGA) variants. Migration requires PCB redesign; however, firmware porting is straightforward due to identical SDK and HAL support in MCUXpresso.
MKL36Z128VLL4R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- Kinetis KL3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- I2C, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 84
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D - 16bit; D/A - 12bit
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKL36Z128VLL4R FAQ
1.How can I place an order for MKL36Z128VLL4R through Aetrix?
Please submit a Request for Quotation (RFQ) for MKL36Z128VLL4R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKL36Z128VLL4R reliable?
The price and inventory of MKL36Z128VLL4R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKL36Z128VLL4R is usually 5 days.
3.What payment methods are accepted for MKL36Z128VLL4R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKL36Z128VLL4R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKL36Z128VLL4R?
MKL36Z128VLL4R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKL36Z128VLL4R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKL36Z128VLL4R?
For technical support, including MKL36Z128VLL4R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKL36Z128VLL4R requirements.
6.How does Aetrix verify that MKL36Z128VLL4R is sourced from the original manufacturer or authorized distributors?
All MKL36Z128VLL4R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKL36Z128VLL4R meets industry standards.
7.What is the process for return or replacement of MKL36Z128VLL4R?
All MKL36Z128VLL4R units undergo pre-shipment inspection (PSI). If there is an issue with MKL36Z128VLL4R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKL36Z128VLL4R part is unused and in its original packaging.
Return procedure for MKL36Z128VLL4R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKL36Z128VLL4R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

