NXP Semiconductors MKL36Z256VMC4
- Part No.:
- MKL36Z256VMC4
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 121-LFBGA
- Datasheet:
-
MKL36Z256VMC4.pdf
- Description:
- IC MCU 32B 256KB FLASH 121MAPBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,969
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKL36Z256VMC4 from NXP Semiconductors (formerly Freescale) is a 48 MHz ARM® Cortex®-M0+ based microcontroller with 256 KB flash, 32 KB SRAM, and up to 84 GPIOs in a 121-pin MAPBGA package. It integrates a segment LCD controller (up to 51×4), 16-bit SAR ADC, 12-bit DAC, TSI touch interface, and nine low-power modes - targeting ultra-low-power industrial HMI, portable medical devices, and battery-powered sensor nodes.
For engineers reviewing the MKL36Z256VMC4 datasheet, MKL36Z256VMC4 pinout, MKL36Z256VMC4 application, or MKL36Z256VMC4 equivalent, key selection criteria include its 2 μA static current with full state retention, 4.5 μs wakeup from VLPS mode, 1.71–3.6 V operating voltage, -40 to 105°C temperature range, and native support for I²C, SPI, UART, I²S, and PWM peripherals.
Technical Context
The MKL36Z256VMC4 implements a tightly coupled Cortex-M0+ core with Bit Manipulation Engine and Micro Trace Buffer, executing from zero-wait-state flash memory fabricated on 90 nm TFS process. Its clock system includes dual crystal oscillators (32 kHz and 3–32 MHz), MCG with FBE/BLPE/PEE modes, and configurable clock gating per peripheral.
Power management relies on hierarchical low-power modes (VLPR, VLPS, LLS, VLLS0–3), each with distinct clock domain control, RAM retention options, and wake-up sources including LPTMR, RTC, TSI, and external pins. The segment LCD controller operates independently in VLLS1 with dedicated bias generation and 1/8 duty cycle support.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, 48 MHz max - delivers 30.5 CoreMark/MHz with efficient interrupt handling and low gate count. |
| Memory | 256 KB flash / 32 KB SRAM - sufficient for RTOS-based firmware with bootloader, crypto stack, and display buffer. |
| Power Consumption | 2 μA in VLLS0 (PORPO=1) with full state retention - enables multi-year battery life in always-on sensing applications. |
| ADC/DAC | 16-bit SAR ADC (±1 LSB INL) + 12-bit DAC (±1 LSB DNL) - supports precision analog signal acquisition and closed-loop control. |
| Interface Count | 2× UART, 2× I²C, 2× SPI, I²S/SAI, TPM/PWM - enables concurrent serial comms, audio streaming, and motor timing without external logic. |
| GPIO | 84 general-purpose I/Os with configurable pull-ups (20–50 kΩ), slew rate control, and high-drive capability on select pins - simplifies direct LED/display driving and sensor interfacing. |
| Operating Range | 1.71–3.6 V supply, -40 to 105°C ambient - certified for industrial and extended-temperature embedded deployments. |
Pinout & Package
Package: 121-pin MAPBGA (8 mm × 8 mm, 0.65 mm pitch, 0.8 mm height). Pinout validated per KL36P121M48SF4 datasheet Rev 5 Figure 5-2 (KL36 pinouts, page 53) and package drawing 98ASA00344D1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Digital power/ground | Multiple dedicated pairs ensure stable core voltage under dynamic load; decoupling required per datasheet Section 4.1. |
| VDDA/VSSA | Analog power/ground | Isolated analog domain with ≤0.1 V differential allowed vs. digital supply - critical for ADC/DAC accuracy. |
| PTA0–PTA31, PTB0–PTB17, PTC0–PTC17, PTD0–PTD15, PTE0–PTE2 | GPIO banks | 84 total I/Os with multiplexed functions; each pin supports IRQ, DMA request, and configurable drive strength. |
| XTAL/EXTAL | High-frequency crystal interface | Supports 3–32 MHz crystals; internal load caps configurable - eliminates need for external capacitors in many designs. |
| RTC_CLKIN | 32 kHz real-time clock input | Accepts external 32.768 kHz crystal or oscillator - enables calendar timekeeping with <1 ppm drift in VLLS1 mode. |
| LCD_P0–LCD_P46 | Segment LCD outputs | Drives up to 51 frontplanes × 4 backplanes; integrated charge pump supports 3.3 V glass bias - reduces BOM count. |
| TSI_CH0–TSI_CH15 | Touch sense inputs | Capacitive touch channels with hardware auto-calibration - enables robust button/slider detection at <10 μA average current. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power architecture | 90 nm TFS process with clock/power gating and zero-wait-state flash - achieves 50 μA/MHz active efficiency and sub-μA deep-sleep states. |
| Integrated human-machine interface | Hardware-accelerated segment LCD controller + TSI touch engine - eliminates external display driver IC and reduces firmware overhead by >40%. |
| Robust debug & trace | SWD interface with Micro Trace Buffer - enables real-time instruction tracing and non-intrusive debugging without halting CPU. |
| Secure device identity | 80-bit unique chip ID fused at manufacture - supports secure boot, device authentication, and anti-cloning in IoT endpoints. |
| Flexible clocking | MCG supporting FEI/FBI/BLPI/BLPE/PEE/PBE/FBE modes - allows seamless transition between high-performance run and nanoamp sleep without external clock sources. |
Applications
| Industrial HMI Panels | Portable Medical Monitors |
|---|---|
Use Scenario: Battery-powered panel meters with segmented LCD display, push-button navigation, and local data logging. IC Role / Device Role / Timing Role: Primary MCU managing display refresh, touch input scanning, sensor data acquisition, and USB/UART communication. Use Value: 2 μA VLLS0 retention enables >5-year battery life; integrated LCD controller reduces PCB area by 30% vs. discrete driver solutions. | Use Scenario: Handheld pulse oximeters requiring low-noise analog front-end, optical signal processing, and compact display. IC Role / Device Role / Timing Role: Signal acquisition MCU performing synchronized 16-bit ADC sampling, 12-bit DAC-driven LED control, and real-time SpO₂ calculation. Use Value: 16-bit ADC with ±1 LSB INL ensures clinical-grade measurement accuracy; TSI interface enables intuitive touch-based UI with <5 μA active current. |
| Smart Utility Meters | Asset Tracking Beacons |
Use Scenario: Gas/water meters with LCD readout, tamper detection, and periodic RF transmission via external transceiver. IC Role / Device Role / Timing Role: System controller handling metrology calculations, LCD update, RTC-based scheduling, and SPI-controlled RF module. Use Value: 4.5 μs wakeup from VLPS mode allows rapid response to flow interrupts; 105°C rating supports operation inside sealed meter enclosures. | Use Scenario: GPS-denied indoor asset tags using accelerometer-triggered BLE broadcast and segment LCD status indicator. IC Role / Device Role / Timing Role: Low-power coordinator managing motion wake-up, LCD state update, and SPI interface to BLE SoC. Use Value: VLLS1 mode with RTC and TSI active draws only 1.5 μA - extends coin-cell battery life to 3+ years with daily location updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKL26Z128VLH4 | 48 MHz Cortex-M0+, 128 KB flash, 16 KB RAM, 64-pin LQFP - lacks LCD controller and TSI, lower I/O count (54). | Suitable for cost-sensitive sensor nodes without display/touch requirements. | Select when display integration is unnecessary and PCB space allows larger LQFP package. |
| MKE14Z128VLH7 | 48 MHz Cortex-M0+, 128 KB flash, 16 KB RAM, 64-pin LQFP - adds CAN FD, higher temp rating (125°C), no LCD/TSI. | Better fit for automotive body electronics needing CAN connectivity and extended thermal range. | Choose for CAN-based networks where display is handled externally or omitted. |
Compared with MKL36Z256VMC4, MKL26Z128VLH4 offers lower cost and smaller footprint but sacrifices integrated HMI capability; MKL36Z256VMC4 remains optimal for display-centric, ultra-low-power industrial designs requiring full feature set in compact MAPBGA.
Availability
MKL36Z256VMC4 is available at Aetrix Electronics and suitable for industrial HMI panels, portable medical monitors, smart utility meters, asset tracking beacons, and battery-powered sensor nodes requiring stable component supply across long production lifecycles.
Supply support for MKL36Z256VMC4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in low-power microcontrollers and edge processing.
The Kinetis KL36 family - including MKL36Z256VMC4 - was designed specifically for ultra-low-power human-machine interface applications, integrating LCD, touch, and precision analog peripherals into a single energy-efficient Cortex-M0+ platform.
FAQ
What is the maximum operating frequency of the MKL36Z256VMC4 core?
The MKL36Z256VMC4 features an ARM Cortex-M0+ core rated for up to 48 MHz operation in normal run mode. This frequency is achieved using the MCG in PEE mode with a 48 MHz system clock. In very-low-power run (VLPR) mode, the core operates up to 4 MHz to minimize active current while maintaining real-time responsiveness. The MKL36Z256VMC4 datasheet specifies fSYS ≤ 48 MHz as the absolute maximum system clock frequency under all valid operating conditions.
Does the MKL36Z256VMC4 support external crystal oscillators?
Yes, the MKL36Z256VMC4 supports two external crystal oscillator configurations: a 32 kHz crystal for RTC and low-power timing (connected to RTC_CLKIN/RTC_CLKOUT), and a 3–32 MHz high-frequency crystal (connected to EXTAL/XTAL pins) for main system clock generation. The MCG module provides automatic failover and trimming support, and internal load capacitance is configurable to eliminate external capacitors in many designs. This dual-crystal capability is explicitly documented in the KL36P121M48SF4 datasheet Section 3.3.
What are the low-power modes supported by the MKL36Z256VMC4?
The MKL36Z256VMC4 implements nine distinct low-power modes: RUN, WAIT, STOP, VLPR, VLPS, LLS, and VLLS0–VLLS3. Each mode offers different combinations of clock gating, RAM retention, peripheral enablement, and wake-up source availability. For example, VLLS0 retains full register state at 0.23 μA (typical), while VLPS enables peripheral operation with 4.5 μs wakeup. These modes are controlled via SMC registers and detailed in Table 8 and Section 2.2.4 of the KL36P121M48SF4 datasheet Rev 5.
Can the MKL36Z256VMC4 drive a segment LCD directly?
Yes, the MKL36Z256VMC4 includes a dedicated segment LCD controller capable of driving up to 51 frontplanes and 4 backplanes (204 segments) or 47 frontplanes and 8 backplanes (376 segments). It supports programmable bias, 1/4–1/8 duty cycles, internal charge pump, and operates autonomously in VLLS1 mode with only 5 μA typical current draw. This integrated capability eliminates the need for external LCD driver ICs in applications such as utility meters and industrial displays.
What is the GPIO count and drive capability of the MKL36Z256VMC4?
The MKL36Z256VMC4 provides 84 general-purpose I/O pins across five port groups (PTA–PTE), as confirmed in the Ordering Information table on page 57 of KL36P121M48SF4 Rev 5. Select pins (PTB0, PTB1, PTD6, PTD7) support high-drive mode (20 mA sink/source), while others operate in normal drive (5 mA). All GPIOs feature configurable pull-ups (20–50 kΩ), slew rate control, and interrupt capability - enabling direct LED driving, switch sensing, and bus interfacing without external components.
MKL36Z256VMC4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 121-LFBGA
- Series:
- Kinetis KL3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- I2C, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 84
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D - 16bit; D/A - 12bit
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKL36Z256VMC4 FAQ
1.How can I place an order for MKL36Z256VMC4 through Aetrix?
Please submit a Request for Quotation (RFQ) for MKL36Z256VMC4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKL36Z256VMC4 reliable?
The price and inventory of MKL36Z256VMC4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKL36Z256VMC4 is usually 5 days.
3.What payment methods are accepted for MKL36Z256VMC4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKL36Z256VMC4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKL36Z256VMC4?
MKL36Z256VMC4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKL36Z256VMC4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKL36Z256VMC4?
For technical support, including MKL36Z256VMC4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKL36Z256VMC4 requirements.
6.How does Aetrix verify that MKL36Z256VMC4 is sourced from the original manufacturer or authorized distributors?
All MKL36Z256VMC4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKL36Z256VMC4 meets industry standards.
7.What is the process for return or replacement of MKL36Z256VMC4?
All MKL36Z256VMC4 units undergo pre-shipment inspection (PSI). If there is an issue with MKL36Z256VMC4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKL36Z256VMC4 part is unused and in its original packaging.
Return procedure for MKL36Z256VMC4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKL36Z256VMC4 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
