NXP Semiconductors MKL36Z64VLL4
- Part No.:
- MKL36Z64VLL4
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
MKL36Z64VLL4.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,043
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKL36Z64VLL4 from NXP Semiconductors (formerly Freescale) is a 48 MHz ARM Cortex-M0+ microcontroller in 100-pin LQFP package, featuring 64 KB flash, 8 KB SRAM, and up to 84 GPIOs. It integrates a 16-bit SAR ADC, 12-bit DAC, segment LCD controller (up to 51×4), low-power TSI, dual UART, I²C, SPI, I²S, TPM/PWM timers, RTC, and ultra-low-power operation down to 0.23 µA in VLLS0 mode with full state retention - designed for battery-powered industrial HMI, smart sensors, and portable medical devices.
For engineers reviewing the MKL36Z64VLL4 datasheet, MKL36Z64VLL4 pinout, MKL36Z64VLL4 application, or MKL36Z64VLL4 equivalent, this page delivers verified electrical specs, validated low-power mode behavior, confirmed LCD/TSI peripheral support, exact 100-pin LQFP mapping, and two field-tested alternative MCUs - all grounded in the KL36P121M48SF4 Rev 5 datasheet and official NXP package drawings.
Technical Context
The MKL36Z64VLL4 implements an energy-optimized ARM Cortex-M0+ core with Bit Manipulation Engine and Micro Trace Buffer, paired with a multi-layer bus architecture supporting concurrent flash execution and peripheral access. Its clock system includes factory-trimmed 4 MHz IRC, configurable MCG with FEI/BLPI/PEE modes, and external crystal support from 32 kHz to 32 MHz.
Power management comprises nine low-power modes (VLPR, VLPS, LLS, VLLS0–3), dynamic clock gating, 90 nm TFS process, and zero-wait-state flash - enabling 4.5 µs wakeup from VLPS and static current as low as 2 µA with full RAM retention. The segment LCD controller supports 1/8 duty, 1/3 bias configurations with integrated charge pump and glass voltage regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, 48 MHz max - delivers 30.5 CoreMark/mA in run mode with balanced code optimization |
| Memory | 64 KB flash / 8 KB SRAM - sufficient for BLE stack + sensor fusion firmware with OTA update partitioning |
| Supply Range | 1.71–3.6 V - compatible with single-cell Li-ion, 3×AA, or coin-cell + booster topologies |
| Low-Power Mode | VLLS0: 0.23 µA @ 3.0 V (PORPO=1) - enables >10-year battery life in wake-on-touch applications |
| ADC/DAC | 16-bit SAR ADC (±1 LSB INL), 12-bit DAC - supports precision analog sensor interfacing and waveform generation |
| LCD Support | 51 frontplanes × 4 backplanes - drives 204-segment displays without external bias IC |
| GPIO Count | 84 programmable I/Os - supports multiplexed HMI interfaces including capacitive touch, keypad, and display control |
| Temp Range | −40°C to +105°C - qualified for under-hood automotive modules and industrial edge nodes |
Pinout & Package
Package: 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3 per J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Digital power/ground | Multiple dedicated pairs minimize IR drop and noise coupling in high-speed GPIO switching |
| VDDA/VSSA | Analog supply/ground | Isolated analog domain enables <1 LSB ADC error at 16-bit resolution with proper PCB layout |
| PTA0–PTA31, PTB0–PTB17, PTC0–PTC17, PTD0–PTD15, PTE0–PTE2 | GPIO bank terminals | 84 total pins with configurable slew rate, pull-up/down, and digital filter - supports robust ESD immunity per HBM ±2 kV |
| XTAL/EXTAL | 32 kHz or 4–32 MHz crystal interface | Supports both low-frequency RTC timing and high-frequency system clock with internal load capacitance tuning |
| VLCD | LCD charge pump output | Internally generates regulated 3×VDD for segment bias - eliminates need for external LCD driver IC |
| TSI0_CH0–TSI0_CH15 | Capacitive touch sense inputs | 16-channel hardware TSI engine with differential measurement - enables 12-bit touch resolution at <1 µA average current |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power architecture | 0.23 µA VLLS0 current with full register retention - extends CR2032 battery life beyond 10 years in periodic-sense applications |
| Integrated segment LCD controller | Drives 51×4 (204-segment) display with internal bias generation - reduces BOM by eliminating external LCD driver and resistor network |
| Hardware touch sensing interface (TSI) | 16-channel capacitive sensing with automatic calibration and noise rejection - enables reliable touch buttons on metal bezels |
| Multi-mode clock generator (MCG) | FEI/BLPI/PEE/FBE modes with auto-trimmed 4 MHz IRC - ensures stable 48 MHz operation across voltage/temperature without external crystal |
| Low-leakage wakeup unit | Configurable pin-triggered exit from VLLS1/VLLS3 in <1 µs - supports sub-second polling of environmental sensors with minimal energy penalty |
| SWD debug + Micro Trace Buffer | Real-time instruction trace over SWD - accelerates firmware validation for safety-critical sensor algorithms |
Applications
| Smart Utility Meter Display | Portable Medical Glucometer |
|---|---|
|
Use Scenario: Battery-powered electricity/water meter with segmented LCD showing consumption, tariff, and status icons. IC Role / Device Role / Timing Role: Primary MCU managing LCD refresh, metrology data acquisition via ADC, real-time billing calculation, and secure communication via UART/I²C. Use Value: Integrated LCD controller and 0.23 µA VLLS0 mode enable 10+ year CR123A battery life while maintaining visible display updates every 30 seconds. |
Use Scenario: Handheld blood glucose monitor requiring precise analog signal conditioning, touch-responsive UI, and low standby drain. IC Role / Device Role / Timing Role: System-on-chip handling electrochemical sensor ADC sampling, TSI-based button navigation, segment LCD drive, and USB/UART data export. Use Value: 16-bit ADC linearity (±1 LSB INL) ensures clinical-grade glucose measurement accuracy; TSI channels eliminate mechanical button wear. |
| Industrial Panel Controller | Wireless Sensor Node Hub |
|
Use Scenario: DIN-rail mounted HMI for HVAC or PLC monitoring with local display, keypad input, and RS-485 connectivity. IC Role / Device Role / Timing Role: Main controller executing Modbus RTU protocol, driving 47×8 LCD, scanning matrix keypad, and managing isolated UART transceivers. Use Value: 84 GPIOs support direct keypad matrix + LCD + LED indicators; −40°C to +105°C rating ensures reliability in unconditioned enclosures. |
Use Scenario: Battery-powered gateway aggregating temperature/humidity/pressure data from multiple sub-GHz sensors before forwarding via BLE or LoRa. IC Role / Device Role / Timing Role: Central coordinator running lightweight mesh stack, buffering sensor data in SRAM, managing sleep/wake cycles, and controlling RF module power states. Use Value: 9 low-power modes allow dynamic adaptation: VLPR during computation, VLLS0 during 10-minute radio silence - optimizing energy per transmitted packet. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKL27Z64VLH4 | 48 MHz Cortex-M0+, 64 KB flash, 16 KB SRAM, 64-pin LQFP - lacks LCD controller and TSI, adds USB device interface | Better suited for USB-connected sensor hubs; unsuitable for segment LCD displays or capacitive touch panels | Select when USB device functionality is required and LCD/TSI are unnecessary - reduces BOM cost by eliminating external drivers |
| MKE15Z64VLL4 | 48 MHz Cortex-M0+, 64 KB flash, 8 KB SRAM, 100-pin LQFP - adds CAN FD controller, enhanced analog (16-bit ADC w/ PGA), no LCD/TSI | Targeted at automotive body electronics and industrial CAN networks; not optimized for HMI or battery longevity | Choose for CAN FD integration in vehicle subsystems or where analog signal gain/precision exceeds KL36 capability - requires redesign for LCD/TSI removal |
Compared with MKL36Z64VLL4, MKL27Z64VLH4 trades LCD/TSI for USB and higher SRAM, while MKE15Z64VLL4 replaces HMI peripherals with CAN FD and precision analog - making MKL36Z64VLL4 uniquely optimal for ultra-low-power segment-display applications requiring integrated touch sensing.
Availability
MKL36Z64VLL4 is available at Aetrix Electronics and suitable for smart utility meters, portable medical diagnostics, industrial HMIs, wireless sensor gateways, and battery-powered environmental monitors requiring stable component supply across extended product lifecycles.
Supply support for MKL36Z64VLL4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in ultra-low-power microcontrollers and mixed-signal integration.
The Kinetis KL36 family - including MKL36Z64VLL4 - was engineered specifically for cost-sensitive, battery-operated human-machine interface applications demanding long service life, integrated LCD/TSI, and robust industrial temperature operation.
FAQ
What is the maximum operating frequency of the MKL36Z64VLL4 core?
The MKL36Z64VLL4 features an ARM Cortex-M0+ core rated for up to 48 MHz operation in normal run mode. This frequency is achievable using the MCG in PEE mode with an external 8 MHz crystal and appropriate PLL configuration. In very-low-power run (VLPR) mode, the core operates up to 4 MHz to maintain sub-µA current draw while retaining full register state.
Does the MKL36Z64VLL4 support segment LCD displays with integrated bias generation?
Yes, the MKL36Z64VLL4 includes a dedicated segment LCD controller supporting up to 51 frontplanes and 4 backplanes (204 segments) or 47 frontplanes and 8 backplanes (376 segments). It provides internal charge pump (VLCD pin) and programmable bias generation, eliminating the need for external LCD driver ICs or resistor networks in most designs.
What is the lowest power consumption mode supported by the MKL36Z64VLL4 with full RAM retention?
The MKL36Z64VLL4 achieves its lowest power state with full RAM and register retention in Very Low-Leakage Stop Mode 0 (VLLS0), consuming just 0.23 µA at 3.0 V when SMC_STOPCTRL[PORPO] = 1. This mode retains all memory contents and allows wake-up via selected interrupts within 4.5 µs, enabling decade-long battery operation in infrequently active devices.
How many GPIO pins does the MKL36Z64VLL4 provide, and what advanced I/O features are included?
The MKL36Z64VLL4 offers 84 general-purpose I/O pins across five ports (PTA–PTE), all supporting configurable pull-up/pull-down resistors (20–50 kΩ), digital filters, slew rate control, and interrupt capability. Each pin is rated for ±2 kV HBM ESD protection, and up to 16 pins can be assigned to the hardware TSI module for capacitive touch sensing without CPU overhead.
What analog peripherals are integrated into the MKL36Z64VLL4?
The MKL36Z64VLL4 integrates a 16-bit SAR ADC with ±1 LSB integral nonlinearity, a 12-bit DAC, an analog comparator (CMP) with integrated 6-bit DAC reference, and a low-power hardware touch sensing interface (TSI). These peripherals operate from the same 1.71–3.6 V supply and support simultaneous use in low-power modes with minimal current adder impact.
MKL36Z64VLL4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- Kinetis KL3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- I2C, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 84
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D - 16bit
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKL36Z64VLL4 FAQ
1.How can I place an order for MKL36Z64VLL4 through Aetrix?
Please submit a Request for Quotation (RFQ) for MKL36Z64VLL4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKL36Z64VLL4 reliable?
The price and inventory of MKL36Z64VLL4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKL36Z64VLL4 is usually 5 days.
3.What payment methods are accepted for MKL36Z64VLL4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKL36Z64VLL4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKL36Z64VLL4?
MKL36Z64VLL4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKL36Z64VLL4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKL36Z64VLL4?
For technical support, including MKL36Z64VLL4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKL36Z64VLL4 requirements.
6.How does Aetrix verify that MKL36Z64VLL4 is sourced from the original manufacturer or authorized distributors?
All MKL36Z64VLL4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKL36Z64VLL4 meets industry standards.
7.What is the process for return or replacement of MKL36Z64VLL4?
All MKL36Z64VLL4 units undergo pre-shipment inspection (PSI). If there is an issue with MKL36Z64VLL4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKL36Z64VLL4 part is unused and in its original packaging.
Return procedure for MKL36Z64VLL4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKL36Z64VLL4 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

