NXP Semiconductors MKM33Z64CLL5
- Part No.:
- MKM33Z64CLL5
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
MKM33Z64CLL5.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,264
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MKM33Z64CLL5 from NXP Semiconductors (formerly Freescale) is a 50 MHz ARM Cortex-M0+ microcontroller optimized for smart metering with integrated analog front end (AFE), segment LCD controller, and low-power operation. It features 64 KB flash, 16 KB RAM, 16-bit SAR ADC, 24-bit sigma-delta AFE with PGA up to 32× gain, and operates from 1.71–3.6 V (AFE inactive) or 2.7–3.6 V (AFE active) across –40°C to +85°C ambient.
For engineers reviewing the MKM33Z64CLL5 datasheet, MKM33Z64CLL5 pinout, MKM33Z64CLL5 application, or MKM33Z64CLL5 equivalent, key selection considerations include its dual ADC architecture (SAR + sigma-delta), LCD support (36×8 or 40×4), low-leakage stop modes down to 0.35 µA (VLLS0, POR disabled), and dual SPI/I²C/UART interfaces with ISO7816 and IrDA capability.
Technical Context
The MKM33Z64CLL5 implements a multi-clock architecture with independent 1–32 MHz and 32 kHz crystal oscillators, plus a multi-purpose clock generator supporting flexible clock routing. Its memory protection unit enforces multi-master access control, while the 4-channel DMA handles up to 64 request sources without CPU intervention.
System-level power management includes five low-power modes (VLPR, VLPS, STOP, VLLS0–VLLS3), with VLLS0 consuming just 0.35 µA at 3.0 V (POR disabled) and retaining RTC calendar functionality via iRTC battery supply (1.71–3.6 V). The hardware CRC module and true random-number generator support secure firmware updates and tamper detection in utility metering applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+ @ 50 MHz - delivers 0.95 Dhrystone MIPS/MHz for deterministic real-time metering firmware execution |
| Flash / RAM | 64 KB program flash, no FlexMemory; 16 KB single-access RAM - sufficient for dual-firmware storage and AFE data buffering |
| Analog Front End | 24-bit sigma-delta ADC + 16-bit SAR ADC + PGA (gain up to 32) - enables simultaneous high-precision metrology and fast transient detection |
| LCD Controller | Segment LCD driver supporting 36 frontplanes × 8 backplanes or 40 × 4 - directly drives electromechanical or reflective displays in gas/water meters |
| Low-Power Modes | VLLS0 current = 0.35 µA (POR disabled); VLLS3 = 1.98 µA - enables >10-year battery life in standby metering applications |
| Operating Voltage | 1.71–3.6 V (AFE off); 2.7–3.6 V (AFE on); iRTC supply: 1.71–3.6 V - supports wide-input energy harvesting and coin-cell backup |
| Temperature Range | –40°C to +85°C ambient - qualified for outdoor utility meter enclosures and industrial environments |
Pinout & Package
Package: 100-pin LQFP (14 mm × 14 mm, PP = LL per part number decoding).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Digital power supply / ground | Core logic supply (1.71–3.6 V); requires local 100 nF + 4.7 µF decoupling per VDD pair |
| VDDA, VSSA | Analog power supply / ground | Separate 2.7–3.6 V analog rail; differential voltage vs. VDD limited to ±0.1 V for AFE accuracy |
| VBAT | iRTC battery input | Supplies real-time clock and calendar during main power loss; accepts 1.71–3.6 V coin cell or supercap |
| EXTAL/XTAL | Main crystal oscillator inputs | Supports 1–32 MHz crystals; internal load caps configurable for 12–22 pF matching |
| RTC_CLKIN | 32 kHz oscillator input | Drives independent real-time clock with temperature-compensated calendaring and alarm functions |
| LCDCx | LCD segment/backplane drivers | Direct drive of up to 288 segments (36×8) without external bias; software-configurable duty/inverse |
| ADC0_SEx / ADC1_SEx | Analog input channels | Dedicated pins for 16-bit SAR (ADC0) and 24-bit sigma-delta (ADC1); PGA programmable per channel |
| SPI0_MOSI / SPI1_MISO | Serial peripheral interface signals | Dual SPI: one with FIFO and 5V-tolerant AMR; one without FIFO - enables isolated communication with metrology ASICs |
Key Features
| Feature | Design Value |
|---|---|
| Hardware CRC module | Accelerates firmware integrity checks in <1 µs per 32-bit word - essential for secure OTA updates in field-deployed meters |
| Segment LCD controller | Configurable for 36×8 or 40×4 multiplexing with automatic blinking and contrast control - eliminates external display drivers |
| Low-leakage wakeup unit | Wakes CPU from VLLS0/VLLS1 in ≤273 µs - enables rapid response to pulse inputs (e.g., water flow detection) |
| Peripheral Crossbar | Routes internal signals (e.g., ADC triggers, timer outputs) between modules without GPIO pin assignment - reduces PCB routing complexity |
| 128-bit unique ID | Factory-programmed serial number accessible via debug interface - supports device authentication and fleet management |
Applications
| Smart Electricity Metering | Gas & Water Metering |
|---|---|
Use Scenario: Bidirectional energy measurement with tariff switching, tamper detection, and remote reporting via PLC or RF. IC Role / Device Role / Timing Role: Primary metrology MCU handling ADC sampling, harmonic analysis, LCD display, and secure communication stack. Use Value: Integrated 24-bit sigma-delta AFE and 16-bit SAR ADC enable Class 0.2 accuracy per IEC 62053-21 while reducing BOM cost by eliminating external metrology ICs. | Use Scenario: Pulse-based flow measurement with pressure/temperature compensation, valve control, and battery-backed data logging. IC Role / Device Role / Timing Role: System controller managing sensor interface (pulse, RTD, piezo), LCD status display, and ultra-low-power sleep/wake cycles. Use Value: VLLS0 mode (0.35 µA) and iRTC calendar extend coin-cell battery life beyond 10 years - critical for sealed, maintenance-free installations. |
| Industrial Panel Meters | Energy Monitoring Gateways |
Use Scenario: DIN-rail mounted panel meter displaying real-time voltage, current, power factor, and harmonics with Modbus RTU interface. IC Role / Device Role / Timing Role: Human-machine interface controller driving 4-digit LCD, processing analog inputs, and managing UART-to-Modbus protocol translation. Use Value: Rapid GPIO (single-cycle access) and hardware UART with ISO7816 support enable deterministic response to host queries and error-free RS-485 framing. | Use Scenario: Substation gateway aggregating data from multiple smart meters via PLC or LoRaWAN, performing edge analytics before cloud upload. IC Role / Device Role / Timing Role: Edge processing node executing lightweight ML inference (e.g., anomaly detection) using on-chip RAM and DMA-accelerated FFT. Use Value: 16 KB RAM and 4-channel DMA allow concurrent AFE sampling, LCD refresh, and encrypted packet assembly without CPU bottlenecks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar metering microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MKM33Z128CLL5 | 128 KB flash (vs. 64 KB); identical package, peripherals, and AFE - no pin or code changes required | Supports larger firmware images (e.g., dual-bank OTA, advanced encryption, extended diagnostics) | Select when future firmware growth or security certification (e.g., DLMS/COSEM) demands extra flash headroom |
| MKE15Z64VLL5 | Kinetis E-series; same 50 MHz Cortex-M0+, but lacks AFE and LCD controller - requires external metrology IC and display driver | Better suited for non-metering industrial control where analog precision is lower and display needs are minimal | Choose only if AFE/LCD integration is unnecessary and cost-per-function favors discrete analog components |
Compared with MKM33Z64CLL5, MKM33Z128CLL5 offers seamless flash scalability within the same footprint and feature set, while MKE15Z64VLL5 trades integrated metrology capability for broader general-purpose flexibility - making MKM33Z64CLL5 the optimal choice for cost-sensitive, space-constrained utility meter designs requiring full AFE+LCD integration.
Availability
MKM33Z64CLL5 is available at Aetrix Electronics and suitable for smart metering, industrial panel instrumentation, and battery-powered energy monitoring systems requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.
Supply support for MKM33Z64CLL5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT markets, with deep heritage in microcontrollers from its acquisition of Freescale Semiconductor.
The KM Family, including MKM33Z64CLL5, was designed specifically for utility metering applications - integrating high-precision analog front ends, ultra-low-power operation, and LCD drivers to replace multi-chip metering solutions with a single, certified SoC.
FAQ
What is the maximum operating frequency of the MKM33Z64CLL5 core?
The MKM33Z64CLL5 features an ARM Cortex-M0+ core rated for up to 50 MHz operation. This frequency is supported across the full –40°C to +85°C ambient temperature range and 1.71–3.6 V supply voltage (when AFE is inactive) or 2.7–3.6 V (when AFE is active). The MKM33Z64CLL5 achieves 0.95 Dhrystone MIPS per MHz, enabling efficient execution of metrology algorithms and communication stacks.
Does the MKM33Z64CLL5 support both SAR and sigma-delta ADCs simultaneously?
Yes, the MKM33Z64CLL5 integrates two independent analog subsystems: a 16-bit successive approximation register (SAR) ADC and a 24-bit sigma-delta AFE with programmable gain amplifier (PGA). Both can operate concurrently - for example, the SAR ADC captures fast transients (e.g., surge events) while the sigma-delta AFE performs high-resolution metrology sampling. The MKM33Z64CLL5's Peripheral Crossbar allows hardware-triggered synchronization between them without CPU overhead.
What LCD configurations does the MKM33Z64CLL5 support?
The MKM33Z64CLL5's integrated segment LCD controller supports two configurations: 36 frontplanes × 8 backplanes (288 segments) or 40 frontplanes × 4 backplanes (160 segments). It includes automatic blinking, contrast control, and software-selectable duty cycle and inverse mode. This eliminates the need for external LCD drivers in applications like smart electricity meters, gas meters, and industrial panel displays - all managed directly by the MKM33Z64CLL5.
What is the lowest power consumption mode available on the MKM33Z64CLL5?
The MKM33Z64CLL5 achieves its lowest active-retention current in Very Low-Leakage Stop Mode 0 (VLLS0) with POR circuit disabled: 0.35 µA at 3.0 V and 25°C. In this mode, the iRTC remains functional using VBAT supply, preserving calendar time and alarms. The MKM33Z64CLL5 also supports VLLS1 (0.89 µA), VLLS2 (1.24 µA), and VLLS3 (1.98 µA), each offering progressively more peripheral retention at higher current.
Is the MKM33Z64CLL5 pin-compatible with other KM Family devices?
The MKM33Z64CLL5 uses a 100-pin LQFP package (PP = LL), and shares identical pinout with other LL-package KM Family members including MKM33Z128CLL5, MKM34Z128CLL5, and MKM38Z128CLL5. This enables direct hardware reuse across flash variants and feature subsets. However, it is not pin-compatible with HH- or LH-package variants (e.g., MKM33Z64CLH5), which use different pin counts and layouts - always verify package identifier (LL vs. LH vs. HH) when substituting.
MKM33Z64CLL5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 100-LQFP
- Series:
- Kinetis KM
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0+
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, SPI, UART/USART
- Peripherals:
- DMA, LCD, WDT
- Number of I/O:
- 68
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x16b, 4x24b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
MKM33Z64CLL5 FAQ
1.How can I place an order for MKM33Z64CLL5 through Aetrix?
Please submit a Request for Quotation (RFQ) for MKM33Z64CLL5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MKM33Z64CLL5 reliable?
The price and inventory of MKM33Z64CLL5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MKM33Z64CLL5 is usually 5 days.
3.What payment methods are accepted for MKM33Z64CLL5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MKM33Z64CLL5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MKM33Z64CLL5?
MKM33Z64CLL5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MKM33Z64CLL5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MKM33Z64CLL5?
For technical support, including MKM33Z64CLL5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MKM33Z64CLL5 requirements.
6.How does Aetrix verify that MKM33Z64CLL5 is sourced from the original manufacturer or authorized distributors?
All MKM33Z64CLL5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MKM33Z64CLL5 meets industry standards.
7.What is the process for return or replacement of MKM33Z64CLL5?
All MKM33Z64CLL5 units undergo pre-shipment inspection (PSI). If there is an issue with MKM33Z64CLL5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MKM33Z64CLL5 part is unused and in its original packaging.
Return procedure for MKM33Z64CLL5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MKM33Z64CLL5 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

