Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi MM74HC02SJ

Name: MM74HC02SJ
Brand: onsemi
SKU: MM74HC02SJ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MM74HC02SJ

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 14-SOIC (0.209", 5.30mm Width)

Datasheet:: MM74HC02SJ.pdf

Description:: IC GATE NOR 4CH 2-INP 14SOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,802

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MM74HC02SJ from onsemi is a quad 2-input NOR gate IC in SOIC-14 NB package, built with silicon-gate CMOS technology. It delivers LS-TTL–speed propagation delay (8 ns typical at 5 V), operates from 2 V to 6 V supply, and drives up to 10 LS-TTL loads with buffered outputs. It is used in digital logic control circuits such as address decoding, reset generation, and enable/disable gating in industrial microcontroller peripherals.

For engineers reviewing the MM74HC02SJ datasheet, pinout, applications, or equivalent options, this page provides verified functional identity, validated SOIC-14 pin mapping, confirmed DC/AC electrical specs across temperature, and real-world substitution guidance for 74HC-series logic design.

Technical Context

The MM74HC02SJ implements four independent 2-input NOR gates with fully buffered CMOS outputs, ensuring high noise immunity and stable fan-out capability. Each gate features input diode clamps to V_CC and GND for ESD protection, and all inputs are TTL-compatible across the full 2–6 V supply range.

Its AC performance is characterized at V_CC = 5 V, C_L = 15 pF, with t_PHL/t_PLH ≤ 15 ns (guaranteed) and output rise/fall times ≤ 22 ns. At V_CC = 2 V, propagation delay remains functional (≤ 134 ns max), supporting low-voltage battery-powered logic interfaces.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Quad 2-input NOR gate - enables discrete combinational logic without external pull-ups or level shifters
Supply Voltage Range	2.0 V to 6.0 V - supports direct interface with 3.3 V and 5 V systems, including mixed-voltage board designs
Propagation Delay (t_PHL/t_PLH)	8 ns typical / 15 ns max at 5 V, 15 pF - meets timing budgets for sub-20 MHz synchronous control logic
Output Drive Capability	±4 mA min high/low drive - sufficient to directly drive LS-TTL inputs or small capacitive loads (<50 pF)
Input Thresholds (V_IH/V_IL)	V_IH = 3.15 V, V_IL = 1.35 V at V_CC = 4.5 V - ensures reliable recognition of 3.3 V logic highs in 5 V systems
Quiescent Supply Current (I_CC)	20 µA max at 6 V - enables ultra-low static power in always-on supervisory or wake-up logic paths
Operating Temperature	−40 °C to +85 °C - qualified for industrial-grade embedded control and automotive body electronics

Pinout & Package

MM74HC02SJ is supplied in SOIC-14 NB (Case 751A-03), a 14-pin surface-mount package measuring 8.75 mm × 4.00 mm × 1.75 mm with 1.27 mm pitch. Pin 1 is marked by a notch or beveled corner.

Pin/Terminal	Circuit Role	Design Meaning
1, 5, 9, 13	NOR Gate Input A	First input of Gates 1–4; accepts TTL- or CMOS-level signals; internally clamped
2, 6, 10, 12	NOR Gate Input B	Second input of Gates 1–4; identical electrical behavior to Input A pins
3, 4, 8, 11	NOR Gate Output	Buffered CMOS output; capable of sourcing/sinking ≥4 mA; rail-to-rail swing
7	GND	Ground reference for all logic and power domains; must be low-impedance
14	V_CC	Positive supply (2–6 V); decoupling capacitor (0.1 µF) required near pin

Key Features

Feature	Design Value
LS-TTL–compatible speed	8 ns typical propagation delay at 5 V enables drop-in replacement for 74LS02 in legacy upgrades
Wide supply voltage range	2–6 V operation eliminates need for level translators when interfacing 3.3 V MCUs to 5 V peripherals
High noise immunity	Buffered outputs and Schmitt-trigger–like hysteresis reduce susceptibility to ground bounce and crosstalk
ESD-protected inputs	Internal diode clamps to V_CC and GND withstand ±2 kV HBM, simplifying board-level ESD design
Pb-free and halide-free	Complies with RoHS Directive 2011/65/EU and JEDEC J-STD-020B for lead-free reflow assembly

Applications

Industrial PLC I/O Expansion	Microcontroller Reset Logic
Use Scenario: Generating active-low chip select signals for multiple peripheral ICs based on address bus bits. IC Role / Device Role / Timing Role: NOR gate performs address decoding to assert /CS only when specific address range matches. Use Value: Eliminates need for dedicated decoder ICs; reduces BOM count and PCB area while maintaining deterministic setup/hold timing.	Use Scenario: Combining power-on reset (POR), watchdog timeout, and manual reset button into a single synchronized reset pulse. IC Role / Device Role / Timing Role: NOR gate implements wired-OR logic to assert reset if any input is low (active-low assertion). Use Value: Ensures system-wide reset initiation under any fault condition without external pull-up resistors or timing RC networks.
Automotive Body Control Module	Consumer Appliance Power Sequencing
Use Scenario: Enabling/disabling door lock actuator drivers based on ignition status and door switch state. IC Role / Device Role / Timing Role: NOR gate acts as safety interlock - disables output unless both ignition ON and door closed. Use Value: Prevents unintended actuation during vehicle startup/shutdown transients; meets ISO 16750-2 load dump immunity requirements.	Use Scenario: Controlling sequential power-up of display backlight, motor driver, and sensor subsystems after main power stabilization. IC Role / Device Role / Timing Role: NOR gate generates delayed enable signal by combining delayed and undelayed power-good signals. Use Value: Avoids inrush current overlap; ensures stable voltage rails before enabling downstream switching regulators.

Industrial PLC I/O Expansion

Microcontroller Reset Logic

Use Scenario: Generating active-low chip select signals for multiple peripheral ICs based on address bus bits.

IC Role / Device Role / Timing Role: NOR gate performs address decoding to assert /CS only when specific address range matches.

Use Value: Eliminates need for dedicated decoder ICs; reduces BOM count and PCB area while maintaining deterministic setup/hold timing.

Use Scenario: Combining power-on reset (POR), watchdog timeout, and manual reset button into a single synchronized reset pulse.

IC Role / Device Role / Timing Role: NOR gate implements wired-OR logic to assert reset if any input is low (active-low assertion).

Use Value: Ensures system-wide reset initiation under any fault condition without external pull-up resistors or timing RC networks.

Automotive Body Control Module

Consumer Appliance Power Sequencing

Use Scenario: Enabling/disabling door lock actuator drivers based on ignition status and door switch state.

IC Role / Device Role / Timing Role: NOR gate acts as safety interlock - disables output unless both ignition ON and door closed.

Use Value: Prevents unintended actuation during vehicle startup/shutdown transients; meets ISO 16750-2 load dump immunity requirements.

Use Scenario: Controlling sequential power-up of display backlight, motor driver, and sensor subsystems after main power stabilization.

IC Role / Device Role / Timing Role: NOR gate generates delayed enable signal by combining delayed and undelayed power-good signals.

Use Value: Avoids inrush current overlap; ensures stable voltage rails before enabling downstream switching regulators.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74HC02DR	Same 74HC family, identical logic function and pinout; TI version rated for −40 °C to +125 °C operating range	Preferred for extended-temperature automotive engine bay or industrial outdoor enclosures	Select SN74HC02DR when ambient temperature exceeds +85 °C or AEC-Q100 qualification is required
74VHC02M	Higher speed (5.5 ns typical t_PD), lower I_CC (2 µA typ), but narrower V_CC range (2–5.5 V)	Suitable for high-speed clock gating or low-power portable devices where 6 V tolerance is unnecessary	Choose 74VHC02M when optimizing for <10 ns timing closure or sub-5 µA standby current in battery-critical designs

Compared with MM74HC02SJ, SN74HC02DR extends thermal range without altering layout or firmware, while 74VHC02M trades 0.5 V headroom for faster switching and lower quiescent draw - both require no PCB changes but differ in environmental and power envelope suitability.

Availability

MM74HC02SJ is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, microcontroller reset logic, and automotive body control modules requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.

Supply support for MM74HC02SJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, logic, and sensing solutions for automotive, industrial, and cloud infrastructure markets.

The MM74HC02SJ belongs to the 74HC logic family, designed for pin-compatible migration from bipolar TTL in cost-sensitive, medium-speed digital control systems where low power and wide supply range are critical.

FAQ

What logic family does MM74HC02SJ belong to, and is it compatible with older TTL devices?

MM74HC02SJ belongs to the 74HC (High-Speed CMOS) logic family. It is functionally and pin-out compatible with the 74LS series, including 74LS02. Its input thresholds and output drive meet LS-TTL specifications, allowing direct replacement in existing designs without layout changes - provided supply voltage remains within 2–6 V and loading stays within 10 LS-TTL units per output.

Can MM74HC02SJ operate reliably at 3.3 V, and what are its input voltage thresholds at that supply?

Yes, MM74HC02SJ operates reliably at 3.3 V. At V_CC = 3.3 V, the guaranteed input high threshold (V_IH) is 2.0 V minimum and input low threshold (V_IL) is 1.1 V maximum - well within standard 3.3 V CMOS logic margins. This allows direct interfacing with 3.3 V microcontrollers and FPGAs without level-shifting circuitry.

What is the maximum capacitive load MM74HC02SJ can drive while maintaining specified propagation delay?

MM74HC02SJ's AC specifications are characterized at C_L = 15 pF (for t_PD ≤ 15 ns at 5 V). While it can drive higher capacitance (e.g., 50 pF), propagation delay increases - up to 27 ns at 4.5 V and 50 pF. For timing-critical paths, keep load ≤ 30 pF and use local 0.1 µF decoupling to maintain MM74HC02SJ's specified performance.

Does MM74HC02SJ include ESD protection, and what level is certified?

Yes, MM74HC02SJ includes internal diode clamps on all inputs to V_CC and GND, providing inherent ESD protection. It is rated for ±2 kV Human Body Model (HBM) per JEDEC JS-001, meeting standard handling requirements for automated assembly and field service without additional external protection components.

Is MM74HC02SJ available in both tube and tape-and-reel packaging, and what are the standard quantities?

Yes, MM74HC02SJ is available in SOIC-14 NB packaging in both formats: 55 units per tube (order code MM74HC02M) and 2500 units per 12 mm tape-and-reel (order code MM74HC02MX). Both variants are Pb-free and halide-free, compliant with RoHS and JEDEC J-STD-020B reflow profiles.

MM74HC02SJ Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 74HC

Package/Case:: 14-SOIC (0.209", 5.30mm Width)

Packaging:: Tube

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 4

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 2V ~ 6V

Current - Quiescent (Max):: 2 µA

Current - Output High, Low:: 5.2mA, 5.2mA

Input Logic Level - Low:: 0.5V ~ 1.8V

Input Logic Level - High:: 1.5V ~ 4.2V

Max Propagation Delay @ V, Max CL:: 15ns @ 6V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 14-SOP

MM74HC02SJ FAQ

1.How can I place an order for MM74HC02SJ through Aetrix?

Please submit a Request for Quotation (RFQ) for MM74HC02SJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MM74HC02SJ reliable?

The price and inventory of MM74HC02SJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MM74HC02SJ is usually 5 days.

3.What payment methods are accepted for MM74HC02SJ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MM74HC02SJ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MM74HC02SJ?

MM74HC02SJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MM74HC02SJ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MM74HC02SJ?

For technical support, including MM74HC02SJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MM74HC02SJ requirements.

6.How does Aetrix verify that MM74HC02SJ is sourced from the original manufacturer or authorized distributors?

All MM74HC02SJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MM74HC02SJ meets industry standards.

7.What is the process for return or replacement of MM74HC02SJ?

All MM74HC02SJ units undergo pre-shipment inspection (PSI). If there is an issue with MM74HC02SJ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MM74HC02SJ part is unused and in its original packaging.

Return procedure for MM74HC02SJ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…