Monolithic Power Systems Inc. MP20042DG-ZS-LF-P
- Part No.:
- MP20042DG-ZS-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 8-TFDFN Exposed Pad
- Datasheet:
-
MP20042DG-ZS-LF-P.pdf
- Description:
- IC REG LINEAR 3.3V/5V 8QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,576
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP20042DG-ZS-LF-P from Monolithic Power Systems is a dual-channel, low-noise, high-PSRR linear regulator with fixed 5.0V and 3.3V outputs, ±1% accuracy, 200mA per channel output capability, 11μVRMS output noise, and 72dB PSRR at 1kHz-designed for power-sensitive RF and digital subsystems in battery-powered wireless LAN modules.
For engineers reviewing the MP20042DG-ZS-LF-P datasheet, MP20042DG-ZS-LF-P pinout, MP20042DG-ZS-LF-P application, or MP20042DG-ZS-LF-P equivalent, key selection criteria include dual independent enable control (EN1/EN2), ultra-low quiescent current (114μA active, 0.03μA shutdown), fast load transient response with ≤2.2μF ceramic output capacitors, and thermal shutdown at 140°C with 10°C hysteresis.
Technical Context
The MP20042DG-ZS-LF-P integrates two independent PMOS-based LDO regulators sharing a common input and ground, each with dedicated enable inputs and output voltage set by internal trimming. Its architecture delivers low dropout (110mV @100mA) and high channel-to-channel isolation (>150dB at 100Hz) without external feedback resistors.
It operates across 2.5V–6.0V input while maintaining regulation down to 100mV headroom, supports simultaneous or independent channel shutdown, and includes per-channel current limiting (450mA trip) and junction-temperature–triggered thermal protection with automatic recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | 5.0V (VOUT1) and 3.3V (VOUT2), factory-trimmed, ±1% accuracy over load/temperature |
| Max Output Current | 200mA per channel continuous; enables dual-rail powering of RF transceivers and microcontrollers |
| PSRR | 72dB at 1kHz; suppresses switching noise from adjacent DC/DC converters in mixed-signal PCBs |
| Output Noise | 11μVRMS (10Hz–100kHz); meets low-noise analog supply requirements for ADCs and VCOs |
| Dropout Voltage | 110mV @100mA load; allows operation from single-cell Li-ion (3.0V min) with 3.3V rail |
| Quiescent Current | 114μA (both channels active), 0.03μA (both disabled); extends battery life in standby modes |
| Thermal Shutdown | 140°C activation with 10°C hysteresis; prevents permanent damage during sustained overload |
Pinout & Package
MP20042DG-ZS-LF-P is housed in a thermally enhanced 2mm × 2mm QFN-8 package with exposed thermal pad (JEDEC MO-229 VCCD-3 compliant). The package supports high-density layout and efficient heat dissipation via PCB copper pour under the exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VOUT1 | Fixed 5.0V regulated output; connects directly to 5V logic or analog subsystems |
| 2 | VIN | Common input supply (2.5V–6.0V); requires ≥0.47μF ceramic bypass capacitor |
| 3 | EN1 | Active-high enable for VOUT1; must be tied to VIN or controlled by host MCU GPIO |
| 4 | GND | Common ground reference for both regulators and thermal pad connection point |
| 5 | EN2 | Active-high enable for VOUT2; enables independent power sequencing of 3.3V domain |
| 6, 7 | NC | No-connect pins; no internal connection; must remain unconnected |
| 8 | VOUT2 | Fixed 3.3V regulated output; powers I/O peripherals, USB PHYs, and low-voltage cores |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable control | EN1/EN2 allow staggered startup, selective rail shutdown, and dynamic power gating in portable systems |
| Ultra-low noise output | 11μVRMS enables clean supply for RF front-ends and precision analog circuits without additional filtering |
| High PSRR up to 100kHz | 47dB at 100kHz ensures immunity to high-frequency noise from switchers and digital clocks |
| Fast transient response | Stable with 0.47–10μF ceramic output caps; <10mV spike on 0→80mA load step simplifies decoupling |
| Integrated protection | Per-channel current limit (450mA) + thermal shutdown (140°C) eliminate need for external fault management |
Applications
| Wireless LAN Modules | Portable Medical Sensors |
|---|---|
|
Use Scenario: Dual-rail power for 802.11n transceiver ICs requiring isolated 5.0V PA bias and 3.3V baseband logic. IC Role / Device Role / Timing Role: Primary LDO supplying regulated rails with high PSRR to reject DC/DC switching noise and preserve EVM. Use Value: 72dB PSRR at 1kHz and 11μVRMS noise maintain RF signal integrity and reduce bit error rate. |
Use Scenario: Battery-powered wearable ECG sensor with ultra-low-power MCU and analog front-end. IC Role / Device Role / Timing Role: Dual-output LDO delivering stable 3.3V for MCU and 5.0V for op-amp signal conditioning stage. Use Value: 114μA quiescent current and 0.03μA shutdown current extend single-CR2032 battery life beyond 12 months. |
| Laptop Subsystem Power | Industrial Handheld Terminals |
|
Use Scenario: Always-on auxiliary power domain for embedded controller (EC) and touchpad interface in sleep mode. IC Role / Device Role / Timing Role: Low-dropout regulator providing 3.3V/5.0V rails with fast wake-up response from deep-sleep states. Use Value: 110mV dropout at 100mA enables operation from partially discharged battery (≥3.4V) without brownout. |
Use Scenario: Ruggedized barcode scanner with dual-voltage display backlight (5.0V) and CMOS image sensor (3.3V). IC Role / Device Role / Timing Role: Compact dual-LDO managing rail sequencing and thermal safety in confined enclosure. Use Value: QFN-8 (2mm×2mm) footprint saves >60% board area vs. discrete dual-LDO solutions; thermal pad sustains 1.25W dissipation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6223D533MR-G | 5.0V/3.3V outputs, but only 100mA per channel; 25μVRMS noise; no independent EN pins | Lacks per-channel enable and higher current capability; unsuitable for RF PA biasing | Select when cost sensitivity outweighs performance needs and load currents stay ≤100mA |
| Analog Devices ADM7154ACPZ-5.0-R7 | Single 5.0V LDO only; 10μVRMS, 70dB PSRR; requires external 3.3V regulator | Requires second regulator IC and increases BOM count, layout area, and thermal complexity | Choose only if system demands best-in-class noise (<10μVRMS) and dual-rail design is handled separately |
Compared with XC6223D533MR-G and ADM7154ACPZ-5.0-R7, MP20042DG-ZS-LF-P uniquely combines dual independent enables, 200mA/channel drive, and sub-12μVRMS noise in a single 2mm×2mm package-enabling compact, high-performance dual-rail power without compromise.
Availability
MP20042DG-ZS-LF-P is available at Aetrix Electronics and suitable for wireless LAN modules, portable medical sensors, and industrial handheld terminals requiring stable component supply with guaranteed long-term sourcing and RoHS-compliant packaging.
Supply support for MP20042DG-ZS-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with core expertise in DC/DC converters, LDOs, and motor drivers.
The MP20042 belongs to MPS's ultra-low-noise LDO product line, engineered specifically for noise-critical RF, portable, and battery-operated applications where PSRR, quiescent current, and small footprint are decisive.
FAQ
What are the exact output voltages of MP20042DG-ZS-LF-P?
The MP20042DG-ZS-LF-P has factory-set outputs: VOUT1 = 5.0V and VOUT2 = 3.3V, trimmed to ±1% accuracy across temperature and load. These values are fixed and not adjustable via external resistors-confirmed in the Ordering Information table of the Rev. 0.9 datasheet.
Can MP20042DG-ZS-LF-P operate with a 2.7V input while regulating 3.3V output?
No. With a 3.3V output, the minimum required input is VOUT + dropout voltage. At 100mA load, dropout is 110mV; thus, minimum input is 3.41V. At 200mA, dropout rises to 250mV, requiring ≥3.55V input. A 2.7V input cannot sustain 3.3V regulation.
Is the exposed thermal pad electrically connected internally?
Yes-the exposed pad is internally connected to GND. Per the Package Information drawing and PCB Layout Guide, it must be soldered to a large PCB ground plane to ensure thermal performance and electrical stability. Floating or unconnected pads cause thermal derating and potential malfunction.
What is the maximum allowable input voltage for continuous operation?
The absolute maximum input voltage is 6.5V, but the recommended operating range is 2.5V to 6.0V. Exceeding 6.0V risks violating safe operating area limits-even briefly-as confirmed in the Absolute Maximum Ratings table (page 3) and Thermal Protection section.
Does MP20042DG-ZS-LF-P require external compensation components?
No. The MP20042DG-ZS-LF-P is internally compensated and stable with ceramic output capacitors from 0.47μF to 10μF and ESR <1.2Ω. The datasheet explicitly states "no external compensation required" in the Output Capacitor Selection section (page 7).
How does the current limit behave during overload?
Each channel features independent current limiting that clamps output current at ~450mA (typical) when load exceeds 200mA. This is not foldback-it maintains constant current until thermal shutdown activates at 140°C, as verified in Electrical Characteristics (page 4) and Operation section (page 6).
Can EN1 and EN2 be tied together and driven by a single GPIO?
Yes-EN1 and EN2 may be paralleled and driven by one logic signal to enable/disable both outputs simultaneously. However, doing so forfeits independent rail control. The datasheet confirms this is electrically permissible, as each EN pin draws only 300nA bias current (page 4).
MP20042DG-ZS-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 8-TFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.3V, 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 200mA (Typ), 0.25V @ 200mA (Typ)
- Current - Output:
- 200mA, 200mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 72dB ~ 47dB (100Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-QFN (2x2)
MP20042DG-ZS-LF-P FAQ
1.How can I place an order for MP20042DG-ZS-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP20042DG-ZS-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP20042DG-ZS-LF-P reliable?
The price and inventory of MP20042DG-ZS-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP20042DG-ZS-LF-P is usually 5 days.
3.What payment methods are accepted for MP20042DG-ZS-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP20042DG-ZS-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP20042DG-ZS-LF-P?
MP20042DG-ZS-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP20042DG-ZS-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP20042DG-ZS-LF-P?
For technical support, including MP20042DG-ZS-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP20042DG-ZS-LF-P requirements.
6.How does Aetrix verify that MP20042DG-ZS-LF-P is sourced from the original manufacturer or authorized distributors?
All MP20042DG-ZS-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP20042DG-ZS-LF-P meets industry standards.
7.What is the process for return or replacement of MP20042DG-ZS-LF-P?
All MP20042DG-ZS-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP20042DG-ZS-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP20042DG-ZS-LF-P part is unused and in its original packaging.
Return procedure for MP20042DG-ZS-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP20042DG-ZS-LF-P Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

