Monolithic Power Systems Inc. MP20043DGT-C-LF-Z
- Part No.:
- MP20043DGT-C-LF-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
MP20043DGT-C-LF-Z.pdf
- Description:
- IC REG LIN POS PROG 300MA 8TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,698
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP20043DGT-C-LF-Z from Monolithic Power Systems is a dual-channel, 300mA low-dropout linear regulator with programmable output voltage (1.2V–3.3V in 100mV steps, ±2.5% accuracy), 75dB PSRR at 1kHz, and 7μVRMS output noise. It uses internal PMOS pass devices, supports independent channel enable via EN1/EN2, and provides output discharge during shutdown. Used in battery-powered wireless LAN modules requiring stable dual-rail biasing.
For engineers reviewing the MP20043DGT-C-LF-Z datasheet, MP20043DGT-C-LF-Z pinout, MP20043DGT-C-LF-Z application, or MP20043DGT-C-LF-Z equivalent, key selection criteria include programmable dual-output configuration, 60mV dropout at 100mA, shutdown current <1µA, thermal protection at 140°C, and TQFN8 (2mm×2mm) package compatibility with high-density portable PCB layouts.
Technical Context
The MP20043 implements two independent LDO channels with P-channel MOSFET pass elements, enabling ultra-low dropout (60mV @ 100mA) and near-zero quiescent current in shutdown mode (0.01–1µA). Each channel features dedicated enable logic (EN1/EN2), internal current limiting (660mA short-circuit limit), and thermal shutdown with 10°C hysteresis.
Output voltage is set by binary encoding of P1/P2 pin states (High/Low/Open), yielding nine distinct combinations per configuration set (e.g., Combination C). The device operates from 2.5V–5.5V input and maintains 1.2% load regulation for VOUT >1.5V, supporting precision rail generation in space-constrained RF subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 300mA per channel - supports dual-core SoC I/O and RF bias rails simultaneously |
| Dropout Voltage | 60mV @ 100mA - enables operation with minimal VIN–VOUT margin, extending battery runtime |
| PSRR | 75dB @ 1kHz - suppresses switching noise from adjacent DC-DC converters in mixed-signal systems |
| Output Noise | 7μVRMS (10Hz–30kHz) - meets low-noise analog supply requirements for RF transceivers |
| Quiescent Current | 150µA (dual-channel active) - minimizes standby power in always-on wireless sensor nodes |
| Shutdown Current | 0.01–1µA - enables deep-sleep modes in battery-powered handheld equipment |
| Thermal Shutdown | 140°C with 10°C hysteresis - prevents permanent damage during transient overloads or poor heatsinking |
Pinout & Package
TQFN8 (2mm × 2mm) package with exposed thermal pad; 0.4mm pitch; RoHS-compliant, halogen-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VIN | Supply Input | Main power input (2.5V–5.5V); requires ≥0.47µF ceramic decoupling |
| 2 EN1 | Channel 1 Enable | Active-high control (VIH ≥1.6V); must not be floated - ties to VIN for always-on operation |
| 3 P2 | Voltage Programming Input 2 | Binary state (H/L/Open) selects one of nine output voltage pairs; internal 0.7V open-state bias |
| 4 P1 | Voltage Programming Input 1 | Binary state (H/L/Open) pairs with P2 to define VOUT1/VOUT2; determines top-marking variant (3Z) |
| 5 EN2 | Channel 2 Enable | Independent active-high control; enables asymmetric power sequencing between rails |
| 6 GND | Common Ground | Reference node for all regulators; requires low-impedance connection to PCB ground plane |
| 7 VOUT2 | Channel 2 Output | Regulated output (1.2V–3.3V); supports 300mA load with ≤1.2% load regulation |
| 8 VOUT1 | Channel 1 Output | Regulated output (1.2V–3.3V); includes integrated 20–100Ω discharge path when disabled |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable control | EN1/EN2 allow staggered power-up/down sequencing for multi-rail processors |
| Programmable dual-output voltage | Nine factory-configurable VOUT1/VOUT2 pairs via P1/P2 pin states - eliminates external resistor networks |
| Integrated output discharge | 20–100Ω internal discharge path on each VOUT pin during shutdown - prevents floating rails and system latch-up |
| Low-noise PMOS architecture | 7μVRMS noise + 75dB PSRR enables direct powering of RF front-ends without additional filtering |
| Thermal and current protection | Auto-recovering 140°C shutdown with 10°C hysteresis and 660mA current limit per channel - ensures robustness in unregulated environments |
Applications
| Wireless LAN Modules | Battery-Powered Handheld Devices |
|---|---|
Use Scenario: Dual-rail power for 2.4GHz/5GHz Wi-Fi transceivers requiring separate 2.8V PA and 3.3V digital I/O supplies. IC Role / Device Role / Timing Role: Dual LDO providing isolated, low-noise, programmable bias rails with independent enable control for RF subsystem power management. Use Value: Eliminates need for discrete regulators and voltage-setting resistors; 75dB PSRR prevents DC-DC switching noise from degrading EVM. | Use Scenario: Portable medical glucose meters with LCD display, Bluetooth LE radio, and microcontroller - all powered from single coin cell. IC Role / Device Role / Timing Role: Dual LDO delivering 1.8V MCU core and 3.0V BLE radio supply with <1µA shutdown current and fast wake-up. Use Value: Extends battery life via 150µA no-load IQ and zero-current shutdown; programmable outputs match exact SoC rail requirements. |
| Laptop Subsystem Power | Industrial IoT Edge Sensors |
Use Scenario: Always-on sensor hub in ultrabook lid - powering accelerometer, ambient light sensor, and secure element from main 3.3V rail. IC Role / Device Role / Timing Role: Dual LDO generating 1.2V sensor analog supply and 1.8V secure element I/O rail with independent enable for selective subsystem wake-up. Use Value: 60mV dropout allows operation down to 1.6V input during battery sag; output discharge prevents back-powering during sleep transitions. | Use Scenario: Wireless vibration sensor node deployed in remote factory equipment, operating for years on primary lithium thionyl chloride cell. IC Role / Device Role / Timing Role: Dual LDO supplying 3.3V microcontroller and 2.5V MEMS accelerometer with thermal protection for unattended operation in high-temperature enclosures. Use Value: 140°C thermal shutdown prevents field failure; 7μVRMS noise ensures accurate ADC sampling without post-processing correction. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel programmable LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6216D282MR-G | Single-channel, fixed 2.8V output; no P1/P2 programming; 200mA max output | Lacks dual-rail flexibility and programmability; suitable only for single-rail legacy designs | Select only if replacing fixed-voltage single-LDO designs without need for rail coordination |
| Richtek RT9013-33GB | Single-channel, fixed 3.3V output; 500mA rating; no shutdown discharge path | Higher current but no dual output or discharge function; PSRR 65dB @ 1kHz (10dB lower) | Choose only when higher current is critical and dual-rail programmability is unnecessary |
Compared with XC6216D282MR-G and RT9013-33GB, MP20043DGT-C-LF-Z uniquely delivers coordinated dual-rail programmability, integrated discharge, and superior noise/PSRR performance - essential for modern wireless and portable multi-rail systems.
Availability
MP20043DGT-C-LF-Z is available at Aetrix Electronics and suitable for cellular phones, battery-powered handheld equipment, laptop subsystems, and wireless LAN modules requiring stable component supply with guaranteed long-term sourcing.
Supply support for MP20043DGT-C-LF-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan.
The MP20043 belongs to MPS's low-noise, programmable LDO product line, engineered specifically for battery-powered portable electronics requiring dual-rail flexibility, ultra-low IQ, and robust thermal management.
FAQ
What top marking corresponds to MP20043DGT-C-LF-Z?
The top marking for MP20043DGT-C-LF-Z is "3Z", as specified in the official MPS ordering guide. This marking identifies the specific programmable voltage combination (Combination C) implemented in the device, where P1 and P2 states yield defined VOUT1/VOUT2 pairs such as 1.8V/2.8V or 2.6V/3.3V.
How does the output discharge function operate during shutdown?
When EN1 or EN2 is driven low, the corresponding VOUT pin connects internally to GND through a 20–100Ω discharge path. This actively pulls the output rail to ground within microseconds, preventing floating voltages that could cause downstream latch-up or leakage in powered-off subsystems.
Can P1 and P2 pins be left unconnected?
Yes - P1 and P2 support Open state as a valid programming condition. An open pin is internally biased to ~0.7V, interpreted as "Open" by the internal logic. This state is used in all nine voltage combinations (e.g., Open/Open = 2.8V/3.3V in Combination A) and requires no external pull-up/down resistors.
What is the maximum allowable power dissipation at 85°C ambient?
Using θJA = 80°C/W and TJ(MAX) = 125°C, maximum continuous power dissipation at TA = 85°C is (125 − 85)/80 = 0.5W. Exceeding this causes thermal shutdown; layout with exposed pad soldering to ≥2cm² copper improves heat dissipation beyond datasheet limits.
Is the MP20043DGT-C-LF-Z compatible with 1µF ceramic output capacitors?
Yes - the MP20043 is optimized for 0.47µF–10µF ceramic output capacitors with ESR <1Ω. A 1µF X7R capacitor meets stability and transient response requirements per MPS application note AN-101, and avoids the size/cost penalty of larger bulk capacitance.
Does the device support simultaneous shutdown of both channels?
Yes - driving both EN1 and EN2 low places the entire IC into near-zero current shutdown mode (<1µA total supply current). This is explicitly validated in the datasheet and enables true system-level deep-sleep states in battery-powered applications.
What is the minimum input voltage required for 3.3V output regulation?
For 3.3V output, minimum input is VOUT + VDROP(MIN). With 60mV typical dropout at 100mA, VIN(MIN) = 3.36V. However, the absolute minimum operating VIN is 2.5V per datasheet - so 3.3V output is only sustainable at light loads or with VIN ≥3.36V for full 300mA capability.
MP20043DGT-C-LF-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Output Configuration:
- Positive
- Output Type:
- Programmable
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V, 2.8V
- Voltage - Output (Max):
- 3.3V, 3.3V
- Voltage Dropout (Max):
- 0.28V @ 300mA, 0.28V @ 300mA
- Current - Output:
- 300mA, 300mA
- Current - Quiescent (Iq):
- 90 µA
- Current - Supply (Max):
- 150 µA
- PSRR:
- 75dB (100Hz ~ 1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TQFN (2x2)
MP20043DGT-C-LF-Z FAQ
1.How can I place an order for MP20043DGT-C-LF-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP20043DGT-C-LF-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP20043DGT-C-LF-Z reliable?
The price and inventory of MP20043DGT-C-LF-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP20043DGT-C-LF-Z is usually 5 days.
3.What payment methods are accepted for MP20043DGT-C-LF-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP20043DGT-C-LF-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP20043DGT-C-LF-Z?
MP20043DGT-C-LF-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP20043DGT-C-LF-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP20043DGT-C-LF-Z?
For technical support, including MP20043DGT-C-LF-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP20043DGT-C-LF-Z requirements.
6.How does Aetrix verify that MP20043DGT-C-LF-Z is sourced from the original manufacturer or authorized distributors?
All MP20043DGT-C-LF-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP20043DGT-C-LF-Z meets industry standards.
7.What is the process for return or replacement of MP20043DGT-C-LF-Z?
All MP20043DGT-C-LF-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP20043DGT-C-LF-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP20043DGT-C-LF-Z part is unused and in its original packaging.
Return procedure for MP20043DGT-C-LF-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP20043DGT-C-LF-Z Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

