Monolithic Power Systems Inc. MP2009EE-1.8-LF-Z
- Part No.:
- MP2009EE-1.8-LF-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
MP2009EE-1.8-LF-Z.pdf
- Description:
- IC REG LINEAR 1.8V 120MA SC70-5
- Quantity:
- Payment:

- Shipping:

Inventory:3,383
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP2009EE-1.8-LF-Z from Monolithic Power Systems is an ultra-low-noise, low-dropout linear regulator delivering 1.8V at up to 120mA with ±1% output accuracy, 16µVRMS noise (100Hz–30kHz), and 120mV dropout at full load. It uses an internal PMOS pass element, consumes only 50µA quiescent current, and operates from 2.0V to 6.0V input - optimized for noise-sensitive RF and portable power rails such as VCO biasing.
For engineers reviewing the MP2009EE-1.8-LF-Z datasheet, MP2009EE-1.8-LF-Z pinout, MP2009EE-1.8-LF-Z application, or MP2009EE-1.8-LF-Z equivalent, key selection criteria include ultra-low noise performance without bypass capacitor, SC70 package footprint constraints, EN-controlled shutdown timing (150µs startup), and stability with 1µF ceramic output capacitance across all loads.
Technical Context
The MP2009EE-1.8-LF-Z implements a P-channel MOSFET pass transistor architecture with internal 1.2V bandgap reference and error amplifier, enabling near-zero base-drive loss and consistent low dropout across load and temperature. Its EN pin controls a dedicated enable logic filter that prevents false triggering during supply ramp-up.
It achieves 78dB PSRR at 1kHz and maintains stability with output capacitors as low as 1µF (ESR < 3Ω), leveraging an integrated 50pF noise-reduction capacitor structure - eliminating need for external noise-bypass components while preserving fast transient response (<10µs load step recovery).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8V ±1% at 25°C; ±3% over –20°C to +85°C - ensures stable core voltage for low-power microcontrollers and RF ICs. |
| Max Output Current | 120mA continuous - sufficient for powering single-channel VCOs, Bluetooth baseband ICs, or sensor signal chains. |
| Dropout Voltage | 172mV at 120mA load - enables operation down to 1.972V input, extending usable battery life in single-cell Li-ion or alkaline systems. |
| Output Noise | 16µVRMS (100Hz–30kHz) - meets stringent phase noise requirements for VCOs and PLLs without external filtering. |
| PSRR | 78dB at 1kHz - suppresses switching noise from upstream DC/DC converters feeding sensitive analog circuitry. |
| Quiescent Current | 50µA at no load - minimizes standby power loss in always-on wireless sensor nodes and IoT endpoints. |
| Enable Threshold | VEN(HI) = 1.5V min; VEN(LO) = 0.4V max - compatible with 1.8V/3.3V GPIO control without level-shifting. |
Pinout & Package
MP2009EE-1.8-LF-Z is housed in a 5-pin SC70 package (2.0mm × 1.25mm × 0.9mm), optimized for space-constrained PCB layouts in portable electronics. The package features exposed pad thermal enhancement and RoHS-compliant lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - IN | Input supply connection | Accepts 2.0V–6.0V input; requires 1µF ceramic decoupling placed adjacent to pin for optimal line regulation and EMI immunity. |
| 2 - GND | Power ground reference | Must connect directly to large copper pour for thermal dissipation and low-impedance return path - critical for noise performance. |
| 3 - EN | Logic-enable control input | Active-high enable; 150µs startup delay ensures controlled rail sequencing; must not be left floating. |
| 4 - NC | No internal connection | Unbonded pin - electrically isolated; may be left unconnected or tied to GND for mechanical stability. |
| 5 - OUT | Regulated output terminal | Delivers 1.8V ±1%; stable with ≥1µF ceramic capacitor (ESR < 3Ω); output trace should avoid noisy digital routing. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 16µVRMS without external bypass capacitor - eliminates board area and BOM cost for noise-critical RF bias rails. |
| Low dropout with PMOS pass element | 120mV at 120mA - enables higher efficiency and longer runtime in battery-powered systems near end-of-discharge. |
| Stability with minimal output capacitance | Guaranteed stable with 1µF ceramic capacitor across full load range - simplifies layout and reduces component count. |
| Fast transient response | Sub-10µs recovery from 20mA load steps - maintains regulation during burst-mode wireless transmission or sensor sampling. |
| Integrated protection | Current limit (130–300mA depending on VOUT) and thermal shutdown (150°C trip, 20°C hysteresis) - prevents damage under fault conditions. |
Applications
| Cellular Baseband Power | VCO Bias Supply |
|---|---|
|
Use Scenario: Powers baseband processor I/O and memory interface rails in dual-SIM smartphones operating from single-cell Li-ion battery. IC Role / Device Role / Timing Role: Low-noise LDO providing clean 1.8V supply to high-speed SerDes PHY and DDR I/O buffers. Use Value: 16µVRMS noise prevents jitter accumulation in high-speed data links; 120mV dropout extends usable battery voltage range by >150mV. |
Use Scenario: Supplies bias voltage to voltage-controlled oscillator in Bluetooth 5.0 transceiver module. IC Role / Device Role / Timing Role: Ultra-low-noise 1.8V source minimizing phase noise contribution to RF carrier. Use Value: 78dB PSRR at 1kHz rejects switching noise from adjacent buck converter; no external bypass capacitor saves 0.6mm² PCB area. |
| Portable Medical Sensor Node | Industrial Wireless Sensor Transmitter |
|
Use Scenario: Powers analog front-end (AFE) and low-power MCU in wearable ECG patch with coin-cell battery. IC Role / Device Role / Timing Role: Primary regulated rail for precision ADC reference and op-amp signal conditioning chain. Use Value: 50µA quiescent current extends shelf life and operational runtime; ±1% accuracy ensures consistent gain calibration across temperature. |
Use Scenario: Supplies 1.8V to LoRaWAN sub-GHz transceiver and ARM Cortex-M0+ MCU in battery-operated environmental monitor. IC Role / Device Role / Timing Role: Enable-controlled power domain allowing deep-sleep current reduction below 1µA. Use Value: EN pin logic thresholds match 1.8V MCU GPIO; 150µs startup delay enables precise wake-up timing synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-noise LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B182MR-G | 1.8V fixed, 100mA max, 25µVRMS noise, requires 2.2µF output cap for stability | Lacks EN pin; no shutdown control - unsuitable for duty-cycled sensor nodes | Select when EN functionality is unnecessary and board space allows larger output capacitor. |
| Analog Devices ADP125ARHZ-1.8-R7 | 1.8V fixed, 500mA max, 40µVRMS noise, 300mV dropout at 500mA | Higher noise and larger SOT-23-5 footprint - compromises RF performance and density | Choose only if higher current capability is required and noise budget permits 2.5× increase. |
Compared with XC6210B182MR-G and ADP125ARHZ-1.8-R7, MP2009EE-1.8-LF-Z uniquely balances ultra-low noise (16µVRMS), EN control, SC70 footprint, and 1µF stability - making it optimal for miniaturized, battery-powered RF and precision analog systems where every µV and mm² matters.
Availability
MP2009EE-1.8-LF-Z is available at Aetrix Electronics and suitable for cellular baseband power, VCO bias supply, portable medical sensor nodes, and industrial wireless sensor transmitters requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for MP2009EE-1.8-LF-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP2009 belongs to MPS's ultra-low-noise LDO product line, engineered specifically for RF, wireless, and portable applications demanding minimal phase noise, compact size, and battery-friendly quiescent current.
FAQ
Is MP2009EE-1.8-LF-Z stable with 0.47µF ceramic output capacitance?
No. The MP2009EE-1.8-LF-Z is specified and tested for stability with ≥1µF ceramic output capacitance (ESR < 3Ω). Using 0.47µF violates the minimum capacitance requirement and may cause oscillation or poor transient response, especially under dynamic load conditions. Always use 1µF or higher per the datasheet.
What is the maximum allowable input voltage for continuous operation?
The absolute maximum input voltage is 6.5V, but the recommended operating range is 2.0V to 6.0V. Exceeding 6.0V risks exceeding thermal limits even at light loads due to increased power dissipation (P = (VIN − 1.8V) × IOUT), and may trigger thermal shutdown above ambient temperatures.
Does the NC pin require PCB routing or grounding?
No. Pin 4 is internally unconnected and electrically isolated. It may be left unconnected or optionally tied to GND for mechanical reinforcement - neither choice affects electrical performance. Do not route signals or power traces to this pin.
Can MP2009EE-1.8-LF-Z be used without an input capacitor?
No. A 1µF ceramic input capacitor is mandatory per the datasheet to ensure stability, reduce input ripple, and support fast line transient response. Omitting it risks oscillation, degraded PSRR, and potential damage during input voltage surges or hot-plug events.
How does thermal shutdown behave during sustained overload?
Thermal shutdown activates at TJ ≈ 150°C (typical) and disables the PMOS pass transistor. After cooling to ≈130°C (20°C hysteresis), the device automatically resumes regulation. This cycle repeats under sustained overload, limiting average power dissipation and preventing permanent damage.
Is the 16µVRMS noise specification measured at full load?
Yes - the 16µVRMS noise value is specified at ILOAD = 10mA (typical test condition), and increases only marginally to 17µVRMS at 80mA. This confirms consistent low-noise performance across its operational load range, critical for maintaining SNR in precision analog stages.
What is the minimum EN pin pull-up resistance when driven by open-drain GPIO?
While the EN pin draws only 1µA (typ) bias current, a pull-up resistor ≤100kΩ is recommended to ensure reliable logic-high assertion (>1.5V) across temperature and process variation. Higher values risk marginal enable threshold margin, especially at elevated ambient temperatures.
MP2009EE-1.8-LF-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.172V @ 120mA (Typ)
- Current - Output:
- 120mA
- Current - Quiescent (Iq):
- 90 µA
- Current - Supply (Max):
- -
- PSRR:
- 78dB ~ 55dB (1kHz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -20°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-70-5
MP2009EE-1.8-LF-Z FAQ
1.How can I place an order for MP2009EE-1.8-LF-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP2009EE-1.8-LF-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP2009EE-1.8-LF-Z reliable?
The price and inventory of MP2009EE-1.8-LF-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP2009EE-1.8-LF-Z is usually 5 days.
3.What payment methods are accepted for MP2009EE-1.8-LF-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP2009EE-1.8-LF-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP2009EE-1.8-LF-Z?
MP2009EE-1.8-LF-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP2009EE-1.8-LF-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP2009EE-1.8-LF-Z?
For technical support, including MP2009EE-1.8-LF-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP2009EE-1.8-LF-Z requirements.
6.How does Aetrix verify that MP2009EE-1.8-LF-Z is sourced from the original manufacturer or authorized distributors?
All MP2009EE-1.8-LF-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP2009EE-1.8-LF-Z meets industry standards.
7.What is the process for return or replacement of MP2009EE-1.8-LF-Z?
All MP2009EE-1.8-LF-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP2009EE-1.8-LF-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP2009EE-1.8-LF-Z part is unused and in its original packaging.
Return procedure for MP2009EE-1.8-LF-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP2009EE-1.8-LF-Z Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

