Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Monolithic Power Systems Inc. MP2130DG-LF-P

Name: MP2130DG-LF-P
Brand: Monolithic Power Systems Inc.
SKU: MP2130DG-LF-P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MP2130DG-LF-P

Manufacturer:: Monolithic Power Systems Inc.

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 12-PowerVFQFN

Datasheet:: MP2130DG-LF-P.pdf

Description:: IC REG BUCK ADJ 3.5A 12QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,005

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MP2130DG-LF-P from Monolithic Power Systems is a synchronous step-down DC-DC converter IC with integrated 50mΩ/40mΩ MOSFETs, delivering 3.5A continuous output from 2.7V–6V input, regulating down to 0.6V with 1.2MHz switching frequency and Constant-On-Time (COT) control-designed for single-cell Li+ battery-powered portable instruments and handheld devices.

For engineers reviewing the MP2130DG-LF-P datasheet, MP2130DG-LF-P pinout, MP2130DG-LF-P application, or MP2130DG-LF-P equivalent, key selection criteria include its ultra-small QFN12 (2×2mm) footprint, 100% duty-cycle dropout capability, EN/PG signaling for power sequencing, thermal shutdown with 30°C hysteresis, and compatibility with low-ESR ceramic output capacitors.

Technical Context

The MP2130DG-LF-P employs a Constant-On-Time (COT) control architecture with input voltage feed-forward, enabling stable 1.2MHz operation across 2.7V–6V input and 0.6V–5.5V output ranges while delivering fast transient response and high light-load efficiency. Its internal PFET/NFET pair features 50mΩ and 40mΩ R_DS(ON), respectively, supporting up to 3.5A continuous current with cycle-by-cycle overcurrent protection.

Functional integration includes an open-drain Power Good (PG) output with 500kΩ internal pull-up and ±10% regulation window, soft-start/soft-stop timing of 1ms each, and hiccup-mode short-circuit recovery. The device operates with 40μA quiescent current at 3.6V input and enters thermal shutdown at 150°C with 30°C hysteresis.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.7V to 6V - supports single-cell Li+ (3.0–4.2V), USB 5V, and 3.3V rail inputs without external regulators.
Output Current	3.5A continuous - sufficient for core logic or SoC power in portable instrumentation and wireless cards.
Switching Frequency	1.2MHz - enables compact 1µH inductors and small ceramic capacitors, reducing board area by >40% vs. 500kHz designs.
Feedback Voltage	0.600V ±1.5% - sets precise output regulation; allows 1.2V output using standard 200kΩ/200kΩ resistor divider.
Efficiency	≥95% peak, ≥80% at 10mA - minimizes thermal rise in sealed enclosures and extends battery runtime in handheld devices.
Thermal Shutdown	150°C with 30°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design.
Power Good Accuracy	±10% window around 0.6V feedback - provides reliable system-level power sequencing and fault detection.

Pinout & Package

MP2130DG-LF-P is housed in a thermally enhanced QFN12 package (2mm × 2mm, 0.5mm pitch) with exposed thermal pad (Pin 10). Pin 1 (PVIN) and Pin 10 (VIN) are internally connected but serve distinct roles: PVIN supplies power to the high-side FET, while VIN powers the control circuitry. Dual PGND (Pins 3 & 12) and SW (Pins 2 & 11) pins reduce parasitic inductance and improve thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
1 PVIN	High-side FET supply rail	Connects directly to input source; must be decoupled with low-ESR capacitor adjacent to Pins 1 & 3.
2, 11 SW	Switch node	Drives external inductor; dual pins reduce trace inductance and EMI in high-dI/dt paths.
3, 12 PGND	Power ground return	Low-impedance return path for high-side FET and inductor; tie directly to thermal pad.
4 AGND	Analog ground reference	Quiet ground for feedback and control circuits; separate from PGND to avoid noise coupling into FB loop.
5 NC	No connect	Must remain unconnected; floating or grounded connection degrades stability and EMI performance.
6 OUT	Output voltage sense	Direct connection to output capacitor anode; improves load regulation accuracy and transient response.
7 FB	Feedback input	Monitors resistive divider output; 10nA bias current enables high-value resistors (e.g., 200kΩ/200kΩ for 1.2V).
8 EN	Enable control	Active-high logic input (1.2V threshold); internal 1MΩ pulldown enables default-disable behavior.
9 PG	Power Good indicator	Open-drain output with 500kΩ internal pull-up to VIN; asserts high when FB is within ±10% of 0.6V.
10 VIN	Control circuit supply	Internally tied to PVIN; powers bias, reference, and gate drivers-decoupling required near Pin 10.

Key Features

Feature	Design Value
Constant-On-Time (COT) control	Enables <10µs load transient response and eliminates external compensation components for faster design iteration.
Integrated 50mΩ/40mΩ MOSFETs	Reduces conduction loss by >35% vs. discrete solutions, enabling 3.5A output in 4mm² footprint without heatsinking.
100% duty-cycle operation	Maintains regulation during input voltage droop (e.g., Li+ battery discharge to 2.7V), preventing brownout in critical subsystems.
Auto-discharge on shutdown	Actively discharges output capacitor via internal NFET, eliminating external bleed resistors and improving system safety.
Hiccup-mode short-circuit protection	Limits average power dissipation during fault to <100mW, enabling safe recovery without thermal runaway or component stress.

Applications

Portable Instrumentation

Wireless Network Cards

Use Scenario: Powering precision ADCs, microcontrollers, and sensor interfaces in handheld multimeters and thermal imagers.

IC Role / Device Role / Timing Role: Primary 1.2V/1.8V core supply with tight line/load regulation and low-noise PG signaling for system boot validation.

Use Value: 0.6V feedback reference and ±10% PG window ensure accurate power-on reset and prevent false resets during battery voltage sag.

Use Scenario: Generating 3.3V I/O and 1.2V RF core rails for PCIe-based Wi-Fi 6 modules in compact edge gateways.

IC Role / Device Role / Timing Role: Synchronous buck regulator with EN-controlled sequencing to meet PCIe slot power management (L1/L2) timing requirements.

Use Value: 1.2MHz switching enables use of 1µH inductors, reducing solution size by 30% versus 500kHz alternatives while maintaining <20mV ripple.

Battery-Powered Handheld Devices

Low-Voltage I/O System Power

Use Scenario: Supplying 1.2V core and 3.3V I/O for ARM Cortex-M7-based industrial scanners operating from 3.7V Li-ion cells.

IC Role / Device Role / Timing Role: High-efficiency step-down converter with 100% duty-cycle dropout to sustain operation until battery reaches 2.7V cutoff.

Use Value: ≥80% efficiency at 10mA light load extends standby time beyond 72 hours; auto-discharge ensures safe shutdown.

Use Scenario: Providing regulated 1.8V and 2.5V rails for FPGA I/O banks and memory interfaces in space-constrained test equipment.

IC Role / Device Role / Timing Role: Compact, low-ESR-compatible DC-DC stage replacing linear regulators to eliminate thermal derating issues.

Use Value: 40μA quiescent current and COT control reduce no-load power loss by 60% vs. PWM competitors, lowering system idle power.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous step-down converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MP2184GQ-Z	Higher 6A rating, 2.5V–6V input, 1.5MHz f_SW, smaller QFN8 (2×2mm), no PG pin	Lacks Power Good signaling; requires external sequencing logic for multi-rail systems	Select when higher current headroom and minimal footprint are prioritized over power-good monitoring.
TPS62865ARGRR	3A output, 2.7V–6V input, 2.5MHz f_SW, integrated PMBus telemetry, 0.4V V_FB	Supports digital configuration and real-time telemetry but increases BOM cost and layout complexity	Choose when system-level monitoring, dynamic voltage scaling, or firmware-controlled margins are required.

Compared with MP2130DG-LF-P, MP2184GQ-Z trades PG functionality for higher current and smaller size, while TPS62865ARGRR adds telemetry at the cost of analog simplicity and higher unit price-MP2130DG-LF-P remains optimal for cost-sensitive, space-constrained portable designs requiring robust analog power sequencing.

Availability

MP2130DG-LF-P is available at Aetrix Electronics and suitable for portable instrumentation, wireless network cards, and battery-powered handheld devices requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for MP2130DG-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.

The MP2130 belongs to MPS's high-frequency synchronous buck converter product line, engineered specifically for ultra-compact, high-efficiency power delivery in battery-operated portable electronics where thermal density and PCB area are critical constraints.

FAQ

What is the recommended input capacitor for MP2130DG-LF-P?

A 10µF X5R/X7R ceramic capacitor placed directly between PVIN (Pin 1) and PGND (Pin 3) is recommended for most applications. For higher output voltages or noisy input sources, a 47µF bulk capacitor may be added in parallel. The input capacitor must handle RMS current up to 1.75A (half the 3.5A max load), so low-ESR ceramics with adequate ripple rating are essential.

Can MP2130DG-LF-P operate with 100% duty cycle, and under what conditions?

Yes-MP2130DG-LF-P supports 100% duty cycle when the input voltage drops near the output voltage (e.g., 2.7V input for 2.5V output), maintaining regulation without dropout. This occurs automatically under light load or low VIN conditions and is enabled by its COT architecture and internal gate driver design, ensuring uninterrupted operation during Li+ battery discharge.

How does the Power Good (PG) pin behave during startup and fault conditions?

The PG pin is an open-drain output with a 500kΩ internal pull-up to VIN. It asserts high only when the FB voltage remains within ±10% of 0.6V for ≥90µs-ensuring valid regulation before signaling "good." During startup, PG remains low until soft-start completes (~1ms); during overcurrent, thermal shutdown, or UVLO, PG pulls low within microseconds to trigger system fault handling.

What is the purpose of the separate AGND and PGND pins, and how should they be routed?

AGND (Pin 4) serves as the quiet reference for feedback, error amplifier, and control logic; PGND (Pins 3 & 12) carries high di/dt switch-node return current. They must be connected to separate copper pours on the PCB and joined at a single point near the IC's thermal pad to prevent noise coupling from power loops into the feedback path-critical for stability and low-output-ripple performance.

Does MP2130DG-LF-P require external compensation components?

No-MP2130DG-LF-P uses Constant-On-Time (COT) control with built-in voltage feed-forward, eliminating the need for external compensation networks. Stability is ensured with standard ceramic output capacitors (≥10µF, low ESR), simplifying layout and reducing BOM count compared to traditional voltage-mode or current-mode controllers.

What is the maximum allowable junction temperature, and how is thermal protection implemented?

The absolute maximum junction temperature is 150°C, with thermal shutdown activating at that threshold and 30°C hysteresis-so the device resumes operation only after cooling to ≤120°C. The QFN12 package's exposed thermal pad must be soldered to a ≥100mm² copper pour with ≥4 thermal vias to achieve the specified θ_JA = 80°C/W and prevent premature shutdown under 3.5A load.

Is MP2130DG-LF-P suitable for new designs, or is it legacy?

MP2130DG-LF-P is marked "NOT RECOMMENDED FOR NEW DESIGNS" in its datasheet, with MP2184 cited as the preferred upgrade. However, it remains fully supported, in active production, and widely used in existing portable platforms-making it appropriate for replacement, repair, and cost-optimized legacy-compatible designs where PG signaling and proven field reliability are priorities.

MP2130DG-LF-P Specifications

Product attributes: Attribute value

Manufacturer:: Monolithic Power Systems Inc.

Series:: -

Package/Case:: 12-PowerVFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 2.7V

Voltage - Input (Max):: 6V

Voltage - Output (Min/Fixed):: 0.6V

Voltage - Output (Max):: 5.5V

Current - Output:: 3.5A

Frequency - Switching:: 1.2MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 12-QFN (2x2)

MP2130DG-LF-P FAQ

1.How can I place an order for MP2130DG-LF-P through Aetrix?

Please submit a Request for Quotation (RFQ) for MP2130DG-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MP2130DG-LF-P reliable?

The price and inventory of MP2130DG-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP2130DG-LF-P is usually 5 days.

3.What payment methods are accepted for MP2130DG-LF-P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP2130DG-LF-P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MP2130DG-LF-P?

MP2130DG-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MP2130DG-LF-P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MP2130DG-LF-P?

For technical support, including MP2130DG-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP2130DG-LF-P requirements.

6.How does Aetrix verify that MP2130DG-LF-P is sourced from the original manufacturer or authorized distributors?

All MP2130DG-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP2130DG-LF-P meets industry standards.

7.What is the process for return or replacement of MP2130DG-LF-P?

All MP2130DG-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP2130DG-LF-P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MP2130DG-LF-P part is unused and in its original packaging.

Return procedure for MP2130DG-LF-P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…