Monolithic Power Systems Inc. MP2166GD-Z
- Part No.:
- MP2166GD-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 18-VFQFN
- Datasheet:
-
MP2166GD-Z.pdf
- Description:
- IC REG 18QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP2166GD-Z from Monolithic Power Systems is a dual-channel, synchronous buck regulator supporting 2A/2A or 3A/1A output configurations, operating from 2.7V–6V input with 0.6V–VIN adjustable outputs, 60µA quiescent current, and integrated 55mΩ/20mΩ MOSFETs-designed for single-cell Li+-powered smartphones and portable instruments.
For engineers reviewing the MP2166GD-Z datasheet, MP2166GD-Z pinout, MP2166GD-Z application, or MP2166GD-Z equivalent, key selection criteria include dual-channel phase-shifted operation, programmable soft-start per channel, independent enable and power-good signals, and support for forced CCM or advanced asynchronous mode under light load.
Technical Context
The MP2166GD-Z implements peak-current-mode control with internal compensation for fast transient response and cycle-by-cycle current limiting on both channels. It supports 180° out-of-phase switching to reduce input ripple and enables 100% duty-cycle operation for low-dropout regulation.
Each channel features independent feedback (FB1/FB2), soft-start (SS1/SS2), enable (EN1/EN2), and power-good (PG1/PG2) pins, with shared VCC, AGND, FREQ, and CCM control. The device integrates dual high-side (55mΩ) and synchronous rectifier (20mΩ) switches, eliminating external diodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 6V - supports single-cell Li+ battery (3.0V–4.2V nominal) with 2.7V UVLO margin. |
| Output Current Configurations | 2A/2A or 3A/1A - selectable via inductor sizing and layout; enables flexible power rail partitioning. |
| Quiescent Current | 60µA - enables >100-hour standby in battery-powered devices without compromising startup time. |
| Switching Frequency | Up to 3MHz - allows use of sub-2.2µH inductors and <22µF ceramic output capacitors for compact designs. |
| Feedback Reference Voltage | 0.600V ±12mV - sets output voltage via external resistor divider; enables 0.6V–5.5V regulation range. |
| Power-Good Threshold Accuracy | ±5% around 0.82×VFB rising / 0.77×VFB falling - ensures reliable system sequencing and fault detection. |
| Thermal Shutdown Threshold | 175°C with 40°C hysteresis - protects die during sustained overload while allowing brief thermal excursions. |
Pinout & Package
MP2166GD-Z is housed in a QFN-18 (2mm × 3mm) package with exposed thermal pad, optimized for high-density portable PCB layouts and efficient heat dissipation via bottom-side copper connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,13 PGND1 | Power ground - channel 1 | Low-impedance return path for high-frequency switch node current; must connect to large copper pour. |
| 2 SW1 | Channel 1 switch node | Connects to inductor and internal HS/LS MOSFETs; requires short, wide trace to minimize EMI and voltage spikes. |
| 3 VIN1 | Channel 1 input supply | Accepts 2.7V–6V; requires local 22µF ceramic decoupling capacitor placed adjacent to pin. |
| 4 SS1 | Channel 1 soft-start | Controls output ramp rate; external capacitor sets start-up time (e.g., 1nF ≈ 0.3ms). |
| 5 FB1 | Channel 1 feedback input | Senses output voltage via resistive divider; internal 0.6V reference enables precise regulation. |
| 6 AGND | Analog ground reference | Must be connected externally to PGND at single point near VCC decoupling capacitor. |
| 7 VCC | Internal bias supply | Regulated ~5V output powering control circuitry; requires 0.1–1µF ceramic cap to AGND. |
| 8 CCM | Mode control | Pull ≥1.6V for forced CCM (fixed frequency); ≤0.4V for AAM (efficiency-optimized light-load). |
| 9 FB2 | Channel 2 feedback input | Independent regulation loop; identical electrical behavior to FB1. |
| 10 SS2 | Channel 2 soft-start | Enables independent power-rail sequencing; supports staggered startup for inrush management. |
| 11 VIN2 | Channel 2 input supply | Separate input path allows dual-source or isolated input domains. |
| 12 SW2 | Channel 2 switch node | 180° phase-shifted relative to SW1; reduces input ripple by up to 50% vs. in-phase operation. |
| 14 PG1 | Channel 1 power-good indicator | Open-drain output signaling valid regulation (≥82% VFB); requires external pull-up to VIN or VCC. |
| 15 EN1 | Channel 1 enable | Active-high logic; 1.6V threshold enables direct MCU GPIO control without level-shifting. |
| 16 FREQ | Frequency set/sync input | Resistor-to-GND sets fSW (298–3300kHz); accepts external 350kHz–3MHz sync clock for EMI reduction. |
| 17 EN2 | Channel 2 enable | Independent enable allows dynamic rail shutdown (e.g., disable camera rail when inactive). |
| 18 PG2 | Channel 2 power-good indicator | Provides per-rail status for system-level power sequencing and fault isolation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel 180° phase shift | Reduces RMS input ripple by ~30%, enabling smaller input capacitors (e.g., 22µF instead of 47µF). |
| Programmable soft-start per channel | Independent SS1/SS2 pins allow staggered rail bring-up to prevent system brownout during startup. |
| Advanced Asynchronous Mode (AAM) | Extends battery life in standby by reducing quiescent current to <1µA at no load while maintaining regulation. |
| Integrated 55mΩ HS / 20mΩ LS MOSFETs | Eliminates external Schottky diode and associated losses; achieves >90% peak efficiency at 1.8V/2A. |
| Per-channel power-good and enable | Enables robust system-level power management, including sequenced boot, fault reporting, and dynamic rail control. |
| 100% duty-cycle capability | Maintains regulation down to VIN − VOUT = IOUT × RDS(ON)_HS, critical for Li+ battery end-of-discharge operation. |
Applications
| Smartphone Core Logic Rail | Portable Medical Sensor Hub |
|---|---|
|
Use Scenario: Powers ARM Cortex-A series SoC core (1.2V @ 2A) and GPU (1.1V @ 1.5A) from single-cell Li+ battery. IC Role / Device Role / Timing Role: Dual-channel synchronous buck regulator delivering tightly regulated, low-noise DC rails with independent sequencing and fault monitoring. Use Value: 60µA IQ extends standby time beyond 7 days; 180° phase shift minimizes input capacitor size and EMI emissions in RF-sensitive layout zones. |
Use Scenario: Supplies 3.3V @ 1A analog front-end and 1.8V @ 0.8A digital controller in handheld ECG monitor. IC Role / Device Role / Timing Role: Dual-output PMIC managing isolated power domains with independent enable and PG signaling for safety-critical power validation. Use Value: AAM mode reduces average current draw below 5µA during sleep cycles; per-rail PG outputs feed MCU watchdog for fail-safe shutdown. |
| Wireless Headset Audio Codec | Industrial Handheld Scanner |
|
Use Scenario: Generates 1.2V @ 1A for DSP and 3.3V @ 0.5A for Bluetooth radio in ultra-low-power earbud design. IC Role / Device Role / Timing Role: Compact dual-buck converter with minimal external components, supporting rapid wake-from-sleep transitions. Use Value: Forced CCM mode ensures consistent 2.25MHz switching during audio playback, suppressing audible beat frequencies in sensitive analog paths. |
Use Scenario: Powers 5V @ 1A imaging sensor and 1.2V @ 2A FPGA in ruggedized barcode scanner operating across -20°C to +70°C. IC Role / Device Role / Timing Role: High-reliability dual buck regulator with thermal shutdown, cycle-by-cycle OCP, and hiccup-mode short-circuit recovery. Use Value: 175°C thermal shutdown with 40°C hysteresis prevents latch-up in sealed enclosures; QFN-18 (2mm×3mm) footprint fits constrained mechanical housing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65217C | Single-chip PMIC with LDOs, battery charger, and fuel gauge; buck sections rated 3A/3A but fixed 1.8V/3.3V outputs. | Targeted at TI-based AM335x/AM437x reference designs; lacks per-channel SS/PG flexibility and 3MHz switching. | Select when full system PMIC integration (charger + fuel gauge) is required and output voltages match standard rails. |
| RTQ2134B-QA | Automotive-grade dual buck (3A/3A), AEC-Q100 qualified, 2.5V–5.5V input, but 100µA IQ and no 100% duty cycle. | Designed for infotainment head units; includes spread-spectrum and enhanced ESD protection not needed in consumer portables. | Select only for automotive applications requiring AEC-Q100 qualification and higher input voltage margin. |
Compared with TPS65217C and RTQ2134B-QA, MP2166GD-Z offers superior light-load efficiency via AAM mode, finer output voltage adjustability (0.6V–VIN), and higher switching frequency for miniaturization-making it optimal for space-constrained, battery-limited consumer electronics where flexibility and IQ matter most.
Availability
MP2166GD-Z is available at Aetrix Electronics and suitable for smartphone power management, portable medical instrumentation, wireless audio devices, and industrial handheld scanners requiring stable component supply and long-term production continuity.
Supply support for MP2166GD-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of leadership in DC/DC conversion and power management solutions.
The MP2166 belongs to MPS's high-efficiency, low-IQ synchronous buck regulator product line, engineered specifically for battery-powered portable electronics demanding compact size, extended runtime, and robust multi-rail sequencing.
FAQ
What is the maximum supported switching frequency and how is it set?
The MP2166GD-Z supports up to 3MHz switching frequency, set by an external resistor (RFREQ) between FREQ and GND. At RFREQ = 51kΩ, typical fSW = 3MHz; values of 200kΩ and 665kΩ yield ~1MHz and ~350kHz respectively. An external clock (350kHz–3MHz) can also synchronize FREQ for EMI reduction.
Can MP2166GD-Z operate with only one channel enabled?
Yes. EN1 and EN2 are independently controlled; either channel can be disabled while the other remains active. When one channel is off, its SW pin floats, FB pin draws <50nA, and PG output remains low. No special sequencing is required-both channels function autonomously.
How does the Advanced Asynchronous Mode (AAM) improve efficiency at light load?
In AAM, the MP2166GD-Z disables the low-side MOSFET near zero inductor current and resets the oscillator based on error amplifier output crossing a threshold. This eliminates switching losses during idle periods, reducing IQ to <1µA at no load while maintaining regulation-critical for battery standby longevity.
What thermal considerations apply to the QFN-18 (2mm×3mm) package?
The QFN-18 (2mm×3mm) has θJA = 70°C/W on a 4-layer board. To maintain TJ < 125°C at 2A/2A load, ambient must stay below ~65°C with adequate PCB copper (≥200mm² thermal pad, 6+ vias to inner ground planes). Thermal shutdown triggers at 175°C with 40°C hysteresis.
Is the MP2166GD-Z RoHS-compliant and halogen-free?
Yes. MP2166GD-Z is lead-free, halogen-free, and fully compliant with the EU RoHS Directive 2011/65/EU. MPS confirms green status on its official website under Quality Assurance documentation, with material declarations available upon request.
How is output voltage accuracy affected across temperature and load?
The internal 0.600V reference has ±2% variation over –40°C to +125°C junction temperature. Combined with resistor tolerance and layout parasitics, total output error remains within ±3% across full load and temperature range-verified in production testing per datasheet limits.
Does MP2166GD-Z support external synchronization of both channels?
Yes. Driving FREQ with an external clock synchronizes channel 1's oscillator to the rising edge; channel 2 automatically maintains 180° phase shift. Sync frequency must be 350kHz–3MHz, with pulse width >100ns to ensure reliable edge detection despite pad capacitance.
MP2166GD-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- *
- Package/Case:
- 18-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 18-QFN (2x3)
MP2166GD-Z FAQ
1.How can I place an order for MP2166GD-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP2166GD-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP2166GD-Z reliable?
The price and inventory of MP2166GD-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP2166GD-Z is usually 5 days.
3.What payment methods are accepted for MP2166GD-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP2166GD-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP2166GD-Z?
MP2166GD-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP2166GD-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP2166GD-Z?
For technical support, including MP2166GD-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP2166GD-Z requirements.
6.How does Aetrix verify that MP2166GD-Z is sourced from the original manufacturer or authorized distributors?
All MP2166GD-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP2166GD-Z meets industry standards.
7.What is the process for return or replacement of MP2166GD-Z?
All MP2166GD-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP2166GD-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP2166GD-Z part is unused and in its original packaging.
Return procedure for MP2166GD-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP2166GD-Z Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

