Monolithic Power Systems Inc. MP2384GG-P
- Part No.:
- MP2384GG-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 11-VFQFN
- Datasheet:
-
MP2384GG-P.pdf
- Description:
- IC REG BUCK ADJ 4A 11QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,442
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP2384GG-P from Monolithic Power Systems is a fully integrated, synchronous step-down DC/DC converter delivering 4A continuous output current across a 4.5V–24V input range. It employs adaptive constant-on-time (COT) control, features 105μA quiescent current, integrates low RDS(ON) MOSFETs (60mΩ HS / 20mΩ LS), and provides power-good indication in a QFN-11 (2mm×2mm) package-designed for compact, high-efficiency power rails in security cameras and portable electronics.
For engineers reviewing the MP2384GG-P datasheet, MP2384GG-P pinout, MP2384GG-P application, or MP2384GG-P equivalent, key selection criteria include its 700kHz fixed switching frequency, valley-current OCP with 4.5–8A trip range, dual UVP thresholds (75% & 45% VREF), thermal shutdown at 150°C with 25°C hysteresis, and support for ceramic/POSCAP output capacitors without external ramp compensation.
Technical Context
The MP2384GG-P uses adaptive COT control with DC auto-tune loop and remote differential sensing to achieve tight line/load regulation across wide input/output conditions. Its internal architecture integrates high- and low-side MOSFETs with proprietary switching loss reduction, enabling stable operation in both PWM (CCM) and skip-mode (DCM) based on load demand.
Protection logic includes non-latching OCP (valley-current sensing), OVP (130% VREF latch-off), dual-stage UVP (75% and 45% VREF hiccup modes), VIN/VCC UVLO with hysteresis, and thermal shutdown with auto-retry. Output discharge (40Ω internal resistor) and soft-start (1.1–2.3ms) ensure controlled power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 24V - supports 5V, 12V, 19V, and 24V industrial and embedded rails without external regulators. |
| Output Current | 4A continuous - sufficient for FPGA core rails, SoC I/O supplies, and camera ISP power domains. |
| Quiescent Current | 105μA - enables >10-year battery life in always-on security camera standby mode. |
| Switching Frequency | Fixed 700kHz - allows compact 2.2–3.3μH inductors and reduces EMI filtering complexity. |
| Feedback Reference | 600mV ±10mV - sets precise output voltages (e.g., 1.2V, 1.8V, 3.3V, 5V) using standard resistor dividers. |
| Thermal Shutdown | 150°C with 25°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design. |
| OCP Threshold | 4.5–8A valley current - protects against short-circuit while allowing peak transient loads up to 8A. |
| Power Good Accuracy | ±5% window (95–115% VREF) - ensures reliable system enable/disable sequencing with microcontrollers. |
Pinout & Package
MP2384GG-P is housed in a thermally enhanced QFN-11 (2mm × 2mm, 0.4mm pitch) package with exposed thermal pad. Pin 1 is marked by a dot; pins 2–4 are tied internally to PGND and must be connected to a solid ground plane via multiple vias.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VIN | Primary input supply | Accepts 4.5–24V; requires ≥10μF bulk capacitance and low-ESR ceramic decoupling near the pin. |
| 2–4 PGND | Power ground return | Low-impedance path for high di/dt switch currents; must connect directly to thermal pad and ground plane. |
| 5 PG | Open-drain power-good flag | Signals valid output (95–115% VREF) after soft-start; requires external pull-up to VOUT or system rail. |
| 6 SW | Switch node | Connects to inductor and bootstrap capacitor; carries full switching voltage/current; demands shortest possible trace. |
| 7 BST | Bootstrap supply | Forms floating gate drive for HS-FET; requires 0.1μF X7R ceramic between BST and SW. |
| 8 VCC | Internal LDO output | Powers control circuitry; must be decoupled with ≥1μF X7R/X5R ceramic placed <1mm from pin. |
| 9 AGND | Analog reference ground | Kelvin sense point for FB; routed separately from PGND to avoid noise coupling into feedback loop. |
| 10 FB | Voltage feedback input | Senses output via resistor divider; trace must avoid SW node and use no vias for stability. |
| 11 EN | Enable control | Digital input (1.15–1.35V threshold); must not float; max 4.5V applied; internal 1MΩ pull-down. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Delivers sub-10μs load transient response without external compensation components. |
| DC auto-tune + remote sense | Maintains ±0.5% output regulation over ±10% line variation and 0–4A load steps. |
| Integrated MOSFETs | 60mΩ HS + 20mΩ LS RDS(ON) enables >92% efficiency at 3.3V/4A with 12V input. |
| Output discharge | 40Ω internal FET actively discharges VOUT during shutdown, preventing back-powering of downstream ICs. |
| Dual UVP protection | 75% VREF (hiccup) and 45% VREF (immediate hiccup) prevent brownout-induced system lockup. |
| Stable with ceramics | No external ramp required for POSCAP or X7R/X5R ceramic outputs-reduces BOM count and board area. |
Applications
| Security Camera Power Rail | Portable XDSL Modem Supply |
|---|---|
|
Use Scenario: Powers image signal processor (ISP) and CMOS sensor in IP security cameras operating from 12V PoE or 24V AC/DC adapters. IC Role / Device Role / Timing Role: Primary buck regulator generating 1.2V core and 3.3V I/O rails with fast transient response to burst-mode video processing. Use Value: 105μA IQ extends battery backup runtime; PG signal synchronizes camera boot sequence with host MCU. |
Use Scenario: Supplies 5V and 3.3V rails in compact DSL modems powered from 12V wall adapters with strict thermal limits. IC Role / Device Role / Timing Role: High-density step-down converter replacing discrete controllers + MOSFETs in space-constrained modem PCBs. Use Value: QFN-11 (2mm×2mm) footprint saves >40% area vs. SO-8 alternatives; 700kHz switching enables 2.2μH inductors. |
| Digital Set-Top Box SoC Core | Flat-Panel Display Logic Supply |
|
Use Scenario: Generates 1.0V–1.2V core voltage for ARM-based SoCs in set-top boxes requiring low-noise, ripple-immune power. IC Role / Device Role / Timing Role: Main SoC core regulator with remote sensing to reject PCB IR drop and maintain voltage accuracy under dynamic load. Use Value: DC auto-tune loop achieves ±0.3% load regulation; soft-start (1.7ms typ.) prevents inrush current tripping upstream fuses. |
Use Scenario: Provides 5V logic supply for display timing controllers (TCON) and interface ICs in LCD/LED monitors. IC Role / Device Role / Timing Role: Secondary buck stage converting 12V panel supply to clean 5V for HDMI PHY, LVDS, and eDP interfaces. Use Value: Stable operation with ceramic caps eliminates electrolytic bulk capacitors; PG signal validates rail before backlight enable. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RT7297BGS | Fixed 600kHz freq; 3.5A rating; no internal BST cap support; higher 250μA IQ | Limited to ≤3.5A loads; requires external BST capacitor; less suitable for ultra-low-IQ battery systems | Prefer MP2384GG-P when 4A capability, 105μA IQ, or QFN-11 size are mandatory. |
| TPS54340DDAR | Adjustable freq (100kHz–2.5MHz); 3.5A; external MOSFETs; 145μA IQ; SO-8 package | Requires external high/low-side FETs and compensation network; larger footprint; lower integration | Choose MP2384GG-P for fully integrated, space-constrained designs needing minimal external components. |
Compared with RT7297BGS and TPS54340DDAR, MP2384GG-P delivers higher output current in a smaller package with lower quiescent current and built-in protection features-making it optimal for next-generation compact, energy-sensitive consumer and industrial power rails.
Availability
MP2384GG-P is available at Aetrix Electronics and suitable for security cameras, portable XDSL devices, digital set-top boxes, and flat-panel display logic supplies requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for MP2384GG-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motion control, and automotive applications.
The MP2384GG-P belongs to MPS's high-efficiency, low-IQ buck converter product line-designed specifically for space-constrained, thermally sensitive applications in consumer electronics, surveillance, and broadband infrastructure where integration, reliability, and efficiency are critical.
FAQ
What is the maximum recommended PCB temperature rise for MP2384GG-P at 4A load?
At 4A output with 12V input and 3.3V output, typical case temperature rise is 25°C above ambient on a 4-layer board with 2oz copper and thermal vias to inner ground planes. Maximum junction temperature must remain below 125°C in continuous operation; derating is required above 60°C ambient unless thermal pad is fully soldered to ≥1cm² copper area.
Can MP2384GG-P operate with only ceramic output capacitors?
Yes. The MP2384GG-P includes internal ramp compensation and is explicitly characterized to remain stable with X7R/X5R ceramic capacitors down to 10μF. No external ramp capacitor is needed for standard designs using 3.3μH inductors and 22μF ceramic output caps, per Table 1 in the datasheet.
How does the valley-current OCP behave during startup with pre-biased output?
During pre-biased startup, the MP2384GG-P disables both HS and LS switches until the internal VREF ramps above the sensed FB voltage. Valley-current OCP remains inactive until soft-start completes; then normal cycle-by-cycle limiting engages. This prevents reverse current flow and ensures monotonic VOUT ramp.
What is the minimum output voltage achievable with MP2384GG-P?
The MP2384GG-P supports output voltages as low as 0.6V, set by the 600mV internal reference and external resistor divider. For 0.6V output, R2 = 10kΩ and R1 ≈ 0Ω (direct FB-to-GND connection) is valid, but layout must minimize trace resistance and noise coupling to maintain accuracy.
Is the PG pin compatible with 1.8V logic systems?
Yes. The PG pin is an open-drain output with no internal pull-up; it can be pulled up to any logic rail (1.8V, 3.3V, or 5V) via an external resistor. The output sinks current when active (low), and releases when VOUT is within 95–115% of VREF-ensuring interoperability with all common logic families.
Does MP2384GG-P support adjustable switching frequency?
No. MP2384GG-P operates at a fixed 700kHz nominal switching frequency, with tolerance of ±100kHz (600–800kHz). Frequency cannot be adjusted externally; it is determined by internal oscillator design and optimized for EMI performance and inductor size trade-offs.
What is the purpose of the AGND pin, and how should it be routed?
AGND serves as the Kelvin reference for the FB node and isolates analog sensing from noisy power ground currents. It must be routed as a dedicated trace-separate from PGND-and connected to the FB resistor divider ground node. Only one point connection to the main PGND plane is allowed, typically near the IC's thermal pad.
MP2384GG-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 11-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 24V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 4A
- Frequency - Switching:
- 700kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 11-QFN (2x2)
MP2384GG-P FAQ
1.How can I place an order for MP2384GG-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP2384GG-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP2384GG-P reliable?
The price and inventory of MP2384GG-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP2384GG-P is usually 5 days.
3.What payment methods are accepted for MP2384GG-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP2384GG-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP2384GG-P?
MP2384GG-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP2384GG-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP2384GG-P?
For technical support, including MP2384GG-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP2384GG-P requirements.
6.How does Aetrix verify that MP2384GG-P is sourced from the original manufacturer or authorized distributors?
All MP2384GG-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP2384GG-P meets industry standards.
7.What is the process for return or replacement of MP2384GG-P?
All MP2384GG-P units undergo pre-shipment inspection (PSI). If there is an issue with MP2384GG-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP2384GG-P part is unused and in its original packaging.
Return procedure for MP2384GG-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP2384GG-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

