Monolithic Power Systems Inc. MP28115DQ-LF-P
- Part No.:
- MP28115DQ-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
MP28115DQ-LF-P.pdf
- Description:
- IC REG BUCK ADJ 4A 10QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,101
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP28115DQ-LF-P from Monolithic Power Systems is a 4A, 1.5MHz synchronous step-down DC/DC converter with internal 60mΩ high- and low-side MOSFETs, adjustable 0.8V–0.9×VIN output, ±1.5% FB voltage accuracy, and integrated soft-start, power-good (POK), and frequency synchronization. It operates from 2.7V–6V input and targets point-of-load regulation in FPGA core supplies and telecom equipment.
For engineers reviewing the MP28115DQ-LF-P datasheet, MP28115DQ-LF-P pinout, MP28115DQ-LF-P application, or MP28115DQ-LF-P equivalent, key selection criteria include its 1.5MHz fixed-frequency peak-current-mode control, hiccup short-circuit protection, thermal shutdown at 150°C, and QFN10 (3mm × 3mm) package with exposed thermal pad for industrial-grade thermal performance.
Technical Context
The MP28115DQ-LF-P implements peak-current-mode PWM control with internal Type II compensation, eliminating external compensation components while supporting loop bandwidth tuning via FB resistor divider. Its transconductance gain of 11.25A/V links COMP voltage to inductor current, simplifying stability design.
It features dual-function EN/SYNC pin enabling both enable/disable control (1.6V/0.4V thresholds) and external clock synchronization (1–2MHz range), plus bootstrap-driven high-side gate drive with dedicated BS pin and open-drain POK output with ±10% VOUT window and 30μs deglitch timer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 4A continuous - supports high-current FPGA core and ASIC I/O rails without external MOSFETs. |
| Input Voltage Range | 2.7V to 6V - compatible with single-cell Li-ion, USB PD, and 3.3V/5V intermediate bus systems. |
| Switching Frequency | 1.5MHz fixed (±20%) - enables compact magnetics and ceramic capacitors; synchronizable to 1–2MHz external clock. |
| FB Voltage Accuracy | ±1.5% at +25°C; ±2% over –40°C to +85°C - ensures tight output regulation for sensitive digital loads. |
| Internal MOSFET RDS(on) | 60mΩ high-side and 60mΩ low-side - delivers up to 95% efficiency at 5V→1.8V/4A without Schottky diode. |
| Protection Features | Hiccup short-circuit, cycle-by-cycle current limiting (6.5A high-side / 3.5A low-side), thermal shutdown at 150°C - ensures robust fault recovery in embedded systems. |
| Soft-Start Time | 120μs internal - prevents inrush current during power-up; supports pre-biased output startup. |
Pinout & Package
MP28115DQ-LF-P is housed in a thermally enhanced 3mm × 3mm, 10-lead QFN package with exposed thermal pad on underside for PCB heat dissipation (θJA = 50°C/W, θJC = 12°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 FB | Feedback Input | Connects to resistive divider; regulates output by comparing against internal 0.8V reference. |
| 2, 9 GND | Power Ground | Dual ground pins reduce impedance path for input/output return currents and improve EMI performance. |
| 3, 8 SW | Switch Node | High-current connection to inductor; ties internal high- and low-side MOSFET drains; must be short and low-inductance. |
| 4, 7 IN | Input Supply | Dual VIN pins accept 2.7–6V; require local ceramic decoupling (e.g., 2×10µF X5R) adjacent to pins. |
| 5 BS | Bootstrap Supply | Connects external capacitor to SW to generate floating gate drive for high-side N-MOSFET. |
| 6 POK | Power Good Output | Open-drain signal asserts HIGH when VOUT is within ±10% of target; includes 30μs deglitch filter. |
| 10 EN/SYNC | Enable & Sync Input | Logic-level enable (0.4V/1.6V thresholds) and 1–2MHz external clock sync input - no external pull-up required. |
Key Features
| Feature | Design Value |
|---|---|
| All-ceramic capacitor design | Supports full operation with X5R/X7R MLCCs only - eliminates electrolytic bulk caps and reduces board area. |
| Integrated internal compensation | Eliminates external compensation network - reduces BOM count and layout sensitivity while retaining bandwidth adjustability via R1. |
| Pre-biased output startup | Disables switching until internal soft-start voltage exceeds sensed FB voltage - prevents reverse current into pre-charged rail. |
| Thermally optimized QFN package | Exposed pad and dual GND/SW/IN pins maximize thermal conduction and current handling - sustains 4A load at +85°C ambient. |
| 1.5MHz fixed-frequency operation | Enables use of sub-1µH inductors (0.47–1µH) and <100µF total output capacitance - ideal for space-constrained PoL designs. |
Applications
| ASIC/FPGA Core Supply | Network Equipment PoL |
|---|---|
|
Use Scenario: Regulating 1.0V–1.8V core voltage for Xilinx Artix-7 or Intel Cyclone V FPGA under dynamic 0–4A load steps. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering tightly regulated, low-noise core power with fast transient response. Use Value: Internal 120μs soft-start and pre-bias support prevent configuration corruption during hot-plug; 95% efficiency minimizes thermal load on dense logic boards. |
Use Scenario: Generating 3.3V/4A bias for Ethernet PHYs and packet processors in 1U rack-mounted switches. IC Role / Device Role / Timing Role: Point-of-load DC/DC converter synchronized to system clock to suppress beat frequencies in multi-rail systems. Use Value: EN/SYNC pin allows deterministic timing alignment across multiple rails; hiccup protection avoids latch-up during cable fault events. |
| Printer Mainboard I/O Rail | LCD TV T-Con Power |
|
Use Scenario: Supplying 2.5V/4A to image processing ASIC and motor driver interfaces in multifunction laser printers. IC Role / Device Role / Timing Role: High-current, low-profile buck converter operating from 5V intermediate bus with minimal external components. Use Value: 3mm × 3mm QFN footprint saves space on cost-sensitive mainboards; all-ceramic design ensures reliability across wide temperature swings during duty cycling. |
Use Scenario: Providing 1.2V/4A to timing controller (T-Con) ICs in 4K LCD panels where EMI and ripple must stay below 10mVpp. IC Role / Device Role / Timing Role: Low-noise, fixed-frequency buck regulator with POK monitoring for system-level power sequencing and fault reporting. Use Value: ±1.5% FB accuracy and POK's ±10% window ensure display initialization integrity; 1.5MHz switching pushes noise above sensitive video bandwidths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP28164DQ-LF-Z | 6A rated, 2.2MHz switching, same 3mm × 3mm QFN but higher quiescent current (1.2mA vs. 0.75mA) | Better suited for higher-current, faster-transient apps like AI edge accelerators; less optimal for 4A/1.5MHz constrained layouts | Select when >4.5A peak load or >2MHz frequency sync is required; verify thermal margin with θJA = 55°C/W. |
| TPS543320RTWR | 4A, 1.8MHz, integrated FETs but requires external compensation; 0.8V ref with ±1% accuracy; different pinout (12-pin WQFN) | Offers tighter reference tolerance and higher frequency, but demands more layout effort and lacks POK output | Choose if ±1% output accuracy is mandatory and POK is not needed; expect longer design cycle due to external compensation tuning. |
Compared with MP28115DQ-LF-P, MP28164DQ-LF-Z trades higher current capability for increased static power, while TPS543320RTWR provides superior reference accuracy at the cost of design complexity and missing power-good signaling - making MP28115DQ-LF-P optimal for balanced 4A PoL applications requiring simplicity, thermal efficiency, and system-level fault visibility.
Availability
MP28115DQ-LF-P is available at Aetrix Electronics and suitable for FPGA core supplies, network equipment point-of-load regulation, and LCD TV timing controller power requiring stable component supply, RoHS-compliant packaging, and long-term industrial lifecycle support.
Supply support for MP28115DQ-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP281xx series targets high-density, high-efficiency DC/DC conversion for portable, telecom, and computing applications - emphasizing integration, thermal performance, and ease of use in space- and reliability-constrained designs.
FAQ
What is the maximum recommended output current for continuous operation?
The MP28115DQ-LF-P is rated for 4A continuous output current under specified conditions: TA ≤ +85°C, 2-layer PCB with 1 oz copper, and proper thermal pad soldering. Derating is required above +60°C ambient or with inadequate copper area; full 4A load assumes θJA ≤ 50°C/W and ≥2 cm² exposed pad copper.
Does MP28115DQ-LF-P require an external Schottky diode?
No - the MP28115DQ-LF-P integrates synchronous rectification with matched 60mΩ high- and low-side MOSFETs, eliminating the need for an external Schottky diode. However, MPS recommends adding one (e.g., B0530) for >2A loads to minimize SW node ringing and slightly improve efficiency at light loads.
How does the EN/SYNC pin function in synchronization mode?
When a 1–2MHz square wave is applied to EN/SYNC, the internal oscillator locks to that frequency within one cycle. The part starts switching after detecting three consecutive valid clock edges. If any ON/OFF pulse exceeds 4μs, the pin reverts to enable/disable mode - ensuring fail-safe behavior during clock loss.
What is the purpose of the BS (Bootstrap) pin, and what capacitor value is recommended?
The BS pin supplies gate drive voltage to the high-side MOSFET via a bootstrap capacitor tied between BS and SW. A 0.1µF X7R ceramic capacitor is recommended - placed as close as possible to the BS and SW pins - to maintain sufficient gate voltage during high-duty-cycle operation and prevent high-side FET dropout.
Can MP28115DQ-LF-P start up into a pre-biased output?
Yes - the IC detects pre-bias at the FB pin and holds both MOSFETs off until the internal soft-start voltage exceeds the sensed output voltage. This prevents reverse current flow and ensures controlled ramp-up even when VOUT is initially charged to 1.2V or higher, critical for hot-swap and multi-rail sequencing.
What is the minimum inductor value recommended for 4A operation?
MPS specifies a 0.47µH to 1µH shielded power inductor with ≥5A saturation current and <10mΩ DCR. For 5V→1.8V/4A at 1.5MHz, a 1µH inductor (e.g., Wurth 744310095) is preferred to limit peak inductor current to ~4.6A and keep ripple below 30% of load current.
Is the exposed thermal pad electrically connected internally?
Yes - the exposed pad is internally connected to GND and must be soldered to a solid PCB ground plane. It serves both thermal and electrical functions: reducing θJA by ~25°C/W and providing low-impedance return path for high-frequency switch currents, directly impacting EMI and efficiency.
MP28115DQ-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 5.4V
- Current - Output:
- 4A
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-QFN (3x3)
MP28115DQ-LF-P FAQ
1.How can I place an order for MP28115DQ-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP28115DQ-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP28115DQ-LF-P reliable?
The price and inventory of MP28115DQ-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP28115DQ-LF-P is usually 5 days.
3.What payment methods are accepted for MP28115DQ-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP28115DQ-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP28115DQ-LF-P?
MP28115DQ-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP28115DQ-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP28115DQ-LF-P?
For technical support, including MP28115DQ-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP28115DQ-LF-P requirements.
6.How does Aetrix verify that MP28115DQ-LF-P is sourced from the original manufacturer or authorized distributors?
All MP28115DQ-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP28115DQ-LF-P meets industry standards.
7.What is the process for return or replacement of MP28115DQ-LF-P?
All MP28115DQ-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP28115DQ-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP28115DQ-LF-P part is unused and in its original packaging.
Return procedure for MP28115DQ-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP28115DQ-LF-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

