Monolithic Power Systems Inc. MP28258DD-A-LF-P
- Part No.:
- MP28258DD-A-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 12-TFQFN Exposed Pad
- Datasheet:
-
MP28258DD-A-LF-P.pdf
- Description:
- IC REG BUCK ADJ 3A 12QFN
- Quantity:
- Payment:

- Shipping:

Inventory:322
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP28258DD-A-LF-P from Monolithic Power Systems is a synchronous step-down DC/DC converter delivering 3A continuous output current with 4.2V–20V input range, 0.815V–13V adjustable output, and Constant-On-Time (COT) control for fast transient response in networking and distributed power systems.
For engineers reviewing the MP28258DD-A-LF-P datasheet, MP28258DD-A-LF-P pinout, MP28258DD-A-LF-P application, or MP28258DD-A-LF-P equivalent, key selection criteria include hiccup-mode OCP, QFN12 (2×3mm) thermal performance (θJA = 70°C/W), PG open-drain timing (0.5ms delay), and bootstrap-driven high-side gate drive requiring external BST capacitor.
Technical Context
The MP28258DD-A-LF-P uses Constant-On-Time (COT) control with input-voltage feed-forward to maintain stable switching frequency across 4.2V–20V input, achieving fast load-step response without external compensation. Its integrated dual MOSFETs feature 120mΩ high-side and 50mΩ low-side RDS(ON), enabling >90% efficiency at 1.2V/3A output.
It implements hiccup-mode over-current protection triggered when inductor current exceeds 4–5A and FB drops below 50% of reference (≈0.4V), followed by automatic soft-start retry. Power-good signaling provides 0.5ms delay between 90% VFB detection and PG assertion, with 0.4V sink capability at 4mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.2V to 20V - supports wide industrial and telecom input rails including 5V, 12V, and 19V adapters. |
| Output Current | 3A continuous - sustains full load without derating up to +85°C ambient with proper PCB copper area. |
| Feedback Voltage | 807–823mV (typ) - sets precise output regulation; enables 0.815V–13V adjustment via resistor divider. |
| Switching Frequency | Programmable via R7 - e.g., ~500kHz at VIN=12V, enabling compact 2.2µH inductors and low-ESR ceramic output caps. |
| OCP Mode | Hiccup mode - cycles enable/disable on sustained overcurrent, limiting thermal stress during fault conditions. |
| Thermal Shutdown | 150°C with 25°C hysteresis - disables HS-FET until junction cools to ~125°C, then auto-restarts with soft-start. |
| Power-Good Delay | 0.5ms - ensures stable output before asserting PG, preventing premature system wake-up in sequenced power supplies. |
Pinout & Package
MP28258DD-A-LF-P is housed in a thermally enhanced QFN12 package (2mm × 3mm, 0.5mm pitch) with exposed thermal pad (Pin 2, 10, and exposed pad connected to SW). The package supports ≤1.8W continuous power dissipation at 25°C ambient (θJA = 70°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 11, 12 | GND | System ground reference for feedback, power-good, and internal bias; requires low-impedance PCB plane connection. |
| 2, 10, Exposed Pad | SW | Switch node connecting internal HS/LS FETs; must use wide copper traces and multiple vias to minimize ringing and EMI. |
| 3 | BST | Bootstrap supply for high-side gate driver; requires 0.1µF ceramic capacitor between BST and SW pins. |
| 4 | VCC | Internal LDO bias supply; requires 4.7µF ceramic decoupling capacitor placed adjacent to pin. |
| 5 | EN | Enable input with 1.05–1.6V threshold and 500mV hysteresis; pull-up to VIN enables automatic start-up. |
| 6 | PG | Open-drain power-good output; pulls low during startup/fault, high after 0.5ms delay when VFB ≥ 90% VREF. |
| 7 | FB | Resistor-divider feedback input; monitors output voltage with 10–50nA input bias current for precision regulation. |
| 8 | FREQ | Frequency-setting input; connects to VIN via resistor R7 to program switching frequency per datasheet equation. |
| 9 | IN | Main input supply pin; accepts 4.2V–20V; requires local 10µF ceramic input capacitor with low ESL layout. |
Key Features
| Feature | Design Value |
|---|---|
| Hiccup-mode OCP | Auto-retry protection under sustained overload - avoids latch-off shutdown, enabling self-recovery in intermittent fault conditions. |
| Integrated Power MOSFETs | 120mΩ HS + 50mΩ LS RDS(ON) - eliminates external FETs and gate drivers, reducing BOM count and layout complexity. |
| Constant-On-Time Control | No external compensation required - achieves <10µs load transient response with inherent stability across input/output ranges. |
| Power-Good Indicator | 0.5ms delay, 4mA sink capability - provides reliable sequencing signal for FPGA, ASIC, or microcontroller power management. |
| Soft Start / Soft Stop | 1ms internal ramp time - prevents inrush current and output overshoot during turn-on/turn-off in multi-rail systems. |
Applications
| Networking Equipment Power | Distributed Telecom PSU |
|---|---|
|
Use Scenario: Point-of-load (POL) conversion for 1.2V/3A FPGA core supply in 1U rack-mounted switch. IC Role / Device Role / Timing Role: Primary synchronous buck regulator with COT control ensuring sub-10µs transient recovery during burst traffic loads. Use Value: Eliminates need for external compensation network and reduces total solution size to <80mm² with 2.2µH inductor and 22µF ceramic output cap. |
Use Scenario: Intermediate bus converter in 48V-to-12V distributed architecture for remote radio units (RRUs). IC Role / Device Role / Timing Role: High-efficiency step-down stage accepting wide-input 36–57V telecom range (derated to 20V max), regulated via FB divider. Use Value: Delivers >92% peak efficiency at 12V/2.5A while maintaining hiccup-mode fault tolerance under short-circuit events on downstream modules. |
| Industrial PLC I/O Module | Embedded Computing Board |
|
Use Scenario: 3.3V/2A auxiliary rail for isolated CAN transceivers and analog sensor interfaces in harsh factory environments. IC Role / Device Role / Timing Role: Robust POL regulator with UVLO (3.1V), thermal shutdown (150°C), and PG sequencing for safe I/O initialization. Use Value: Maintains regulation down to -40°C ambient and survives 22V input transients without latch-up, meeting IEC 61000-4-5 surge immunity requirements. |
Use Scenario: Core voltage supply for ARM-based SoC (e.g., i.MX8M) on compact edge AI gateway board. IC Role / Device Role / Timing Role: Adjustable 0.815V–1.1V output buck converter synchronized via FREQ pin to avoid beat frequencies with other system clocks. Use Value: Enables dynamic voltage scaling (DVS) via FB resistor network reconfiguration, reducing SoC active power by up to 25% during low-utilization states. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2330H | Successor device with improved efficiency (up to 95%), lower quiescent current (250μA), and extended 4.5V–36V input range. | Recommended for new designs requiring higher VIN tolerance and better light-load efficiency in battery-backed systems. | Select MP2330H if designing beyond Q3 2023; MP28258DD-A-LF-P remains valid for legacy qualification or cost-sensitive volume production. |
| RT7297B | Fixed 5V output, no adjustable FB; 3A rating but lacks hiccup-mode OCP and PG pin; uses current-mode control instead of COT. | Suitable only for non-sequenced, fixed-output applications where PG signaling and programmable OCP are not required. | Choose RT7297B only for simple 5V rail replacement where design reuse of existing 5V-only layout is mandatory. |
Compared with MP2330H, MP28258DD-A-LF-P offers proven hiccup-mode reliability in telecom infrastructure but lacks the newer IC's extended input range and lower IQ; versus RT7297B, it provides critical system-level features-adjustable output, PG signaling, and robust fault handling-essential for complex embedded power trees.
Availability
MP28258DD-A-LF-P is available at Aetrix Electronics and suitable for networking equipment power, distributed telecom PSU, industrial PLC I/O modules, and embedded computing boards requiring stable component supply with full RoHS compliance and tape-and-reel packaging.
Supply support for MP28258DD-A-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP28258 belongs to MPS's high-efficiency synchronous buck converter product line, engineered for fast transient response and minimal external component count in space-constrained industrial and communications power systems.
FAQ
What is the recommended input capacitor configuration for MP28258DD-A-LF-P?
Use a minimum 10µF X5R/X7R ceramic capacitor placed directly at the IN pin with short, wide traces and multiple vias to GND. For high-RMS input current applications, add a 47–100µF low-ESR aluminum polymer capacitor in parallel to handle bulk energy storage and reduce ripple-induced heating.
How does the hiccup-mode OCP behave during a sustained short circuit?
When output is shorted, MP28258DD-A-LF-P detects overcurrent and FB voltage collapse, disables switching, discharges the internal soft-start capacitor, waits ~10ms, then attempts soft-start again. This cycle repeats until fault clears, limiting average power dissipation to <0.5W and preventing thermal damage.
Can MP28258DD-A-LF-P operate with ceramic output capacitors only?
Yes, but external ramp compensation (R4/C4) is required on the FB pin to ensure stability in PWM mode. Ceramic caps lack ESR-based natural ramp; omitting ramp compensation causes subharmonic oscillation or jitter. Design equations in the datasheet (Section 11) specify R4/C4 values based on VIN, VOUT, and inductor value.
What is the function of the exposed thermal pad on the QFN12 package?
The exposed pad (connected internally to SW) serves as the primary thermal path and must be soldered to a dedicated PCB thermal plane with ≥4 thermal vias (0.3mm diameter) to an inner ground layer. It contributes >60% of total heat dissipation and is essential to meet θJA = 70°C/W specification.
Is MP28258DD-A-LF-P pin-compatible with MP28258DD?
Yes - both share identical QFN12 (2×3mm) footprint, pinout, and electrical interface. The only functional difference is OCP behavior: MP28258DD uses latch-off mode, while MP28258DD-A-LF-P uses hiccup mode. No layout change is needed for migration between them.
What is the maximum achievable output voltage accuracy over temperature?
Feedback voltage tolerance is ±1.5% (803–827mV) from –40°C to +85°C ambient. With 0.5% resistors in the FB divider and proper layout, total output voltage error remains within ±2.2% across full operating temperature and load range.
Does MP28258DD-A-LF-P support synchronization to an external clock?
No - it lacks an external sync input. Switching frequency is set solely by the resistor on the FREQ pin and varies slightly with input voltage due to COT architecture. For synchronized multi-phase operation, use MPQ4470 or MPQ4572 series instead.
MP28258DD-A-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 12-TFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.2V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.815V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 3A
- Frequency - Switching:
- -
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-QFN (2x3)
MP28258DD-A-LF-P FAQ
1.How can I place an order for MP28258DD-A-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP28258DD-A-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP28258DD-A-LF-P reliable?
The price and inventory of MP28258DD-A-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP28258DD-A-LF-P is usually 5 days.
3.What payment methods are accepted for MP28258DD-A-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP28258DD-A-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP28258DD-A-LF-P?
MP28258DD-A-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP28258DD-A-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP28258DD-A-LF-P?
For technical support, including MP28258DD-A-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP28258DD-A-LF-P requirements.
6.How does Aetrix verify that MP28258DD-A-LF-P is sourced from the original manufacturer or authorized distributors?
All MP28258DD-A-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP28258DD-A-LF-P meets industry standards.
7.What is the process for return or replacement of MP28258DD-A-LF-P?
All MP28258DD-A-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP28258DD-A-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP28258DD-A-LF-P part is unused and in its original packaging.
Return procedure for MP28258DD-A-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP28258DD-A-LF-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

