Monolithic Power Systems Inc. MP28258DD-LF-P
- Part No.:
- MP28258DD-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 12-TFQFN Exposed Pad
- Datasheet:
-
MP28258DD-LF-P.pdf
- Description:
- IC REG BUCK ADJ 3A 12QFN
- Quantity:
- Payment:

- Shipping:

Inventory:404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP28258DD-LF-P from Monolithic Power Systems is a fully integrated, synchronous step-down DC/DC converter delivering 3A continuous output current with Constant-On-Time (COT) control, 4.2V–20V input range, 0.815V–13V adjustable output, and integrated high- and low-side MOSFETs (RDS(ON) = 120 mΩ / 50 mΩ) in a QFN12 (2×3 mm) package. It enables compact, high-efficiency power supplies for networking and distributed systems requiring fast transient response and robust protection.
For engineers reviewing the MP28258DD-LF-P datasheet, MP28258DD-LF-P pinout, MP28258DD-LF-P application, or MP28258DD-LF-P equivalent, key selection considerations include its latch-off OCP mode, programmable switching frequency via external resistor, power-good indicator, thermal shutdown (150°C), and compatibility with both large-ESR and ceramic output capacitors using optional ramp compensation.
Technical Context
The MP28258DD-LF-P implements Constant-On-Time (COT) control with feed-forward input voltage dependence, enabling fixed duty cycle (VOUT/VIN) and stable switching frequency across input voltage variations. Its internal architecture integrates dual MOSFETs, bootstrap gate drive, soft-start timing (1 ms), and a precision 0.815 V reference with ±12 mV tolerance over temperature.
Protection logic includes cycle-by-cycle over-current detection with 50 µs hold-off timer, non-latching UVLO (3.1 V rising threshold), OVP (125% VREF), UVP (50% VREF), and thermal shutdown with 25°C hysteresis. The open-drain PG pin asserts after 0.5 ms delay when FB reaches 90% of VREF, supporting system power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.2 V to 20 V - supports wide industrial and telecom input rails including 5 V, 12 V, and 19 V systems. |
| Output Current | 3 A continuous - sufficient for powering FPGAs, ASICs, and multi-core processors in compact designs. |
| Feedback Reference | 0.815 V ±12 mV - enables precise output regulation down to sub-1 V with minimal error across -40°C to +125°C. |
| Switching Frequency | Programmable via R7 - allows optimization between size (higher fSW) and efficiency (lower fSW) without external oscillator. |
| HS/LS RDS(ON) | 120 mΩ / 50 mΩ - reduces conduction loss and improves full-load efficiency up to 95% at 1.2 V/3 A. |
| OCP Mode | Latch-off - disables output permanently on sustained overcurrent until power cycle or EN toggle, ensuring safety-critical shutdown. |
| Thermal Shutdown | 150°C with 25°C hysteresis - prevents permanent damage during overload or poor heatsinking; auto-recovery at ~125°C. |
Pinout & Package
MP28258DD-LF-P is housed in a thermally enhanced QFN12 package (2 mm × 3 mm, 0.5 mm pitch) with an exposed thermal pad (Pin 2, 10, and exposed pad connected to SW; Pin 1, 11, 12 are GND). The package supports high-power density layouts with low θJA = 70°C/W on 4-layer PCB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 11, 12 | GND | System ground reference for output regulation and internal bias; must be low-impedance with multiple vias to thermal pad. |
| 2, 10, Exposed Pad | SW | Switch node connecting internal HS/LS FETs; requires wide copper pour and short trace to minimize ringing and EMI. |
| 3 | BST | Bootstrap supply for HS gate driver; requires 0.1 µF ceramic capacitor between BST and SW for reliable high-side turn-on. |
| 4 | VCC | Internal LDO bias supply; decoupled with 4.7 µF ceramic capacitor close to pin to stabilize gate drive. |
| 5 | EN | Enable input with 1.05–1.6 V threshold and 500 mV hysteresis; pull-up to VIN enables automatic startup. |
| 6 | PG | Open-drain power-good flag; sinks 4 mA at 0.4 V when asserted, signals valid regulation after 0.5 ms delay. |
| 7 | FB | Resistor-divider feedback input; monitors output via external R1/R2; 10–50 nA bias current minimizes divider loss. |
| 8 | FREQ | Frequency programming node; connects to VIN via R7 to set switching frequency per COT timing equation. |
| 9 | IN | Main input supply (4.2–20 V); requires local 10–22 µF X5R/X7R ceramic capacitor with low ESL. |
Key Features
| Feature | Design Value |
|---|---|
| Constant-On-Time Control | Enables <10 µs load transient response and eliminates loop compensation components for faster design iteration. |
| Integrated Power MOSFETs | Eliminates external high-side and low-side switches, reducing BOM count and layout area by >30% vs discrete solutions. |
| Programmable Switching Frequency | Supports 300 kHz–2 MHz tuning via single resistor (R7), enabling optimal trade-off between efficiency and filter size. |
| Power-Good Indicator | Provides system-level fault signaling with built-in 0.5 ms delay and 5% window (0.85–0.90 × VREF), simplifying sequencing logic. |
| Soft Start/Shutdown | 1 ms internal ramp time ensures controlled inrush current and graceful output ramp-down during disable, preventing bus droop. |
Applications
| Networking Equipment Power | Distributed Telecom Supply |
|---|---|
Use Scenario: Providing 1.2 V @ 3 A to FPGA I/O banks and transceivers in 1U rack-mounted switches. IC Role / Device Role / Timing Role: Primary point-of-load regulator with COT control ensuring sub-10 µs recovery from 50% load steps. Use Value: Maintains signal integrity under burst traffic loads without external compensation, reducing design cycle time. | Use Scenario: Generating 3.3 V @ 2.5 A for baseband processor cores in remote radio units (RRUs). IC Role / Device Role / Timing Role: High-efficiency buck converter operating from 12 V intermediate bus with thermal foldback at 85°C ambient. Use Value: Delivers >92% efficiency at 1 A–3 A load range while meeting ETSI thermal derating requirements. |
| Industrial PLC I/O Module | Embedded Edge AI Camera |
Use Scenario: Regulating 5 V @ 2 A for isolated CAN and RS-485 interface ICs in DIN-rail controllers. IC Role / Device Role / Timing Role: Input-flexible buck supplying noise-sensitive communication peripherals with UVLO hysteresis (300 mV) for brownout immunity. Use Value: Prevents spurious resets during factory line voltage fluctuations without external supervisor IC. | Use Scenario: Delivering 1.8 V @ 3 A to vision processor SoCs in battery-powered smart cameras. IC Role / Device Role / Timing Role: Compact QFN12 solution enabling <100 mm² total footprint including inductor and input/output caps. Use Value: Achieves 94% peak efficiency at light load (100 mA) via automatic skip-mode transition, extending runtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2330H | Higher efficiency (96% typ.), lower quiescent current (250 µA), same 4.2–20 V input, but rated for 4 A output. | Designed for next-gen designs replacing MP28258; supports higher current density and improved light-load performance. | Select MP2330H for new designs requiring >3 A margin or extended battery life in portable edge devices. |
| MPQ28258DD-A-LF-Z | Same die, hiccup-mode OCP instead of latch-off; identical pinout, package, and electrical specs except protection behavior. | Suitable where automatic recovery from temporary overloads is preferred over hard shutdown (e.g., motor drive gate drivers). | Choose MPQ28258DD-A-LF-Z only if hiccup-mode behavior aligns with system fault management policy. |
Compared with MP28258DD-LF-P, MP2330H offers higher current capability and efficiency for future-proofing, while MPQ28258DD-A-LF-Z provides identical functionality with recoverable OCP-making the original part optimal for safety-critical systems requiring definitive shutdown on overcurrent.
Availability
MP28258DD-LF-P is available at Aetrix Electronics and suitable for networking equipment power, distributed telecom supply, industrial PLC I/O modules, and embedded edge AI camera designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MP28258DD-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP28258 belongs to MPS's high-efficiency, fast-transient synchronous buck converter product line, engineered for space-constrained industrial and communications systems demanding reliability, low EMI, and simplified layout.
FAQ
What is the recommended input capacitor configuration for MP28258DD-LF-P?
Use a minimum 10 µF X5R or X7R ceramic capacitor placed directly at the IN pin with short, wide traces and multiple vias to ground. For high ripple current handling, parallel with a 22 µF bulk capacitor. Avoid high-ESR electrolytics at the input; ceramic placement is critical to suppress high-frequency switching noise and prevent VIN rail collapse during load transients.
How does the latch-off OCP mode behave during a short circuit?
When inductor current exceeds the 4–5 A limit for ≥50 µs, the MP28258DD-LF-P disables both MOSFETs and holds output off until EN is cycled low-then-high or input power is removed and reapplied. This prevents thermal runaway and ensures system-level fault isolation without automatic retry, making it suitable for safety-certified applications.
Can MP28258DD-LF-P operate with ceramic output capacitors without external ramp compensation?
No-ceramic capacitors' low ESR causes insufficient natural ramp slope on the FB node, risking subharmonic oscillation. External ramp compensation (R4/C4 network) is mandatory for stable PWM operation with ceramics. The datasheet provides equations (14–15) to calculate R4 and C4 values based on desired VRAMP and switching frequency.
What is the purpose of the BST pin and how should it be decoupled?
The BST pin supplies the floating gate drive voltage for the high-side MOSFET. It must be decoupled with a 0.1 µF X7R ceramic capacitor connected directly between BST and SW pins. This capacitor charges during LS-FET conduction and powers the HS driver during its ON time; incorrect placement or value causes gate underdrive and excessive switching loss.
Is MP28258DD-LF-P suitable for automotive applications?
No-MP28258DD-LF-P is specified for -40°C to +85°C ambient operation and lacks AEC-Q100 qualification, automotive-grade screening, or extended junction temperature rating (TJ max = 125°C). For automotive use, consider MPS's automotive-qualified alternatives such as the MPQ4436 or MPQ4475 series.
How is the switching frequency calculated for a given R7 value?
Switching frequency is determined by FSW(kHz) = 10⁶ / [9.3 × R7(kΩ) × (VIN – 0.4 V) + 40 ns]. For example, with R7 = 300 kΩ and VIN = 12 V, FSW ≈ 440 kHz. The formula accounts for input-voltage feedforward inherent to COT control, ensuring stable frequency across the 4.2–20 V input range.
Does MP28258DD-LF-P support output voltages below 0.815 V?
No-the internal reference is trimmed to 0.815 V ±12 mV, and the FB comparator architecture does not support regulation below this threshold. Output voltages as low as 0.815 V are achievable; lower outputs would require external reference injection or a different converter with adjustable reference, which MP28258DD-LF-P does not provide.
MP28258DD-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 12-TFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.2V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.815V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 3A
- Frequency - Switching:
- -
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-QFN (2x3)
MP28258DD-LF-P FAQ
1.How can I place an order for MP28258DD-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP28258DD-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP28258DD-LF-P reliable?
The price and inventory of MP28258DD-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP28258DD-LF-P is usually 5 days.
3.What payment methods are accepted for MP28258DD-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP28258DD-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP28258DD-LF-P?
MP28258DD-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP28258DD-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP28258DD-LF-P?
For technical support, including MP28258DD-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP28258DD-LF-P requirements.
6.How does Aetrix verify that MP28258DD-LF-P is sourced from the original manufacturer or authorized distributors?
All MP28258DD-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP28258DD-LF-P meets industry standards.
7.What is the process for return or replacement of MP28258DD-LF-P?
All MP28258DD-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP28258DD-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP28258DD-LF-P part is unused and in its original packaging.
Return procedure for MP28258DD-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP28258DD-LF-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

