Monolithic Power Systems Inc. MP28300GG-P
- Part No.:
- MP28300GG-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 12-VFQFN
- Datasheet:
-
MP28300GG-P.pdf
- Description:
- IC REG BUCK ADJ 300MA DL 12QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,522
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP28300GG-P from Monolithic Power Systems is an integrated power management IC combining a 300mA ultra-low-quiescent-current step-down converter (500nA IQ) and a 100mA low-noise LDO (300nA IQ), both operating from 2.0V–5.5V input, in a single 2mm×2mm QFN-12 package. It delivers selectable output voltages (buck: 0.8V–3.3V; LDO: 1.3V–3.3V), supports 100% duty-cycle operation for battery-droop scenarios, and targets wearable and IoT systems requiring multi-rail, long-battery-life power sequencing.
For engineers reviewing the MP28300GG-P datasheet, MP28300GG-P pinout, MP28300GG-P application, or MP28300GG-P equivalent, this page provides verified technical context on its dual-regulator architecture, nanoamp quiescent performance across load ranges, constant-on-time control behavior, PG indicator timing, and validated alternative selection for battery-powered subsystems with tight voltage and efficiency constraints.
Technical Context
The MP28300GG-P implements two independent regulation paths: a COT-controlled buck converter with cycle-by-cycle OCP, hiccup-mode short-circuit protection, and 1.5MHz nominal switching frequency; and a separate LDO with over-temperature protection, 50mV dropout at 100mA, and 40dB PSRR at 10Hz. Both regulators share programmable enable/control via dedicated CTRL pins and feature internal soft-start (0.5ms buck / 2ms LDO) and output discharge during disable.
Its constant-on-time architecture enables fast transient response and seamless PWM-to-PFM transition below ~20mA load, while the 100% duty-cycle mode maintains regulation down to VIN = VOUT. The PG1 open-drain signal asserts high when OUT1 reaches 90% of target voltage and includes 10% hysteresis, with 75μs delay and <400Ω RDS(ON).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck IQ | 500nA - Enables >90% efficiency at µA-level loads, critical for always-on sensor nodes. |
| LDO IQ | 300nA - Delivers clean bias for RF/ADC circuits without compromising system standby time. |
| Input Range | 2.0V–5.5V - Supports direct Li-ion, coin-cell, or USB-powered operation without pre-regulation. |
| Buck Output | 0.8V–3.3V (7 options) - Programmable via CTRL1–CTRL3 for dynamic voltage scaling in MCU cores or peripherals. |
| LDO Output | 1.3V–3.3V (3 options) - Independently set via CTRL4/CTRL5 for noise-sensitive analog rails. |
| Package | QFN-12 (2mm×2mm) - Enables compact PCB layout in space-constrained wearables and medical patches. |
| Thermal Shutdown | 150°C with 30°C hysteresis - Ensures safe recovery after sustained overload without latch-up. |
Pinout & Package
MP28300GG-P is housed in a thermally enhanced QFN-12 (2mm×2mm) package with exposed thermal pad. Pin numbering follows standard top-view orientation; GND (Pin 8) and thermal pad are electrically connected for optimal heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT1 (Pin 1) | Buck output sensing node | Direct connection point for load and output capacitor; regulates buck output voltage via feedback loop. |
| CTRL1–CTRL3 (Pins 2–4) | Buck output voltage select & enable | Binary-coded inputs setting one of seven VOUT1 values; any high signal enables buck; floating prohibited. |
| CTRL4–CTRL5 (Pins 5–6) | LDO output voltage select & enable | Binary-coded inputs selecting one of three VOUT2 values; at least one high enables LDO; unused pins must be grounded. |
| PG1 (Pin 7) | Open-drain power-good indicator | Signals valid buck regulation (≥90% VOUT1); requires external 100kΩ–500kΩ pull-up to VIN or CTRL rail. |
| GND (Pin 8) | Common reference and thermal path | Reference for all internal circuits; tied to exposed pad for thermal conduction to PCB ground plane. |
| SW (Pin 9) | Buck switch node | Drain of internal high-side P-MOSFET; connects directly to inductor; carries high di/dt switching current. |
| VIN1 (Pin 10) | Buck input supply | Primary power source for buck stage; requires local 10µF ceramic decoupling close to pin and GND. |
| VIN2 (Pin 11) | LDO input supply | Independent input for LDO; can be same as VIN1 or post-buck rail; needs 1µF bypass capacitor. |
| OUT2 (Pin 12) | LDO regulated output | Delivers low-noise, stable voltage; bypassed with 1µF ceramic capacitor to minimize ripple and ensure stability. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low IQ dual regulation | 500nA buck + 300nA LDO enables >1-year runtime on CR2032 in always-on BLE sensors. |
| Independent voltage programming | CTRL1–CTRL3 and CTRL4–CTRL5 allow simultaneous, non-interfering configuration of buck and LDO outputs. |
| 100% duty-cycle operation | Maintains regulation down to VIN = VOUT, eliminating brownout risk during battery discharge to 2.0V. |
| Integrated fault protection | UVLO, cycle-by-cycle OCP, hiccup-mode SCP, OTP, and PG monitoring reduce external component count by ≥3. |
| Output discharge on disable | Active discharge path prevents residual voltage on OUT1/OUT2, ensuring reliable system reset and power sequencing. |
Applications
| Wearable Health Monitor | Smart Sensor Node |
|---|---|
Use Scenario: Continuous ECG/PPG acquisition powered by coin cell with 10-year shelf life requirement. IC Role / Device Role / Timing Role: MP28300GG-P supplies 1.8V to MCU and 3.3V to analog front-end; buck handles peak 300mA transmit bursts, LDO powers noise-sensitive ADC. Use Value: 500nA buck IQ extends battery life by 3.2× vs. conventional 2µA-IQ PMICs; 40dB LDO PSRR suppresses switching noise from buck stage. | Use Scenario: LoRaWAN environmental sensor transmitting hourly with sub-µA sleep current. IC Role / Device Role / Timing Role: Buck powers microcontroller at 1.2V during active sensing; LDO delivers 3.3V to RF transceiver only during TX; both disabled between transmissions. Use Value: Independent CTRL-based enable/disable reduces system sleep current to 350nA total; 100% duty-cycle sustains 1.2V output until battery drops to 1.25V. |
| Portable Medical Patch | Industrial Wireless Transmitter |
Use Scenario: Disposable skin patch with embedded temperature/humidity sensors and Bluetooth LE. IC Role / Device Role / Timing Role: MP28300GG-P generates 1.8V for BLE SoC and 2.5V for precision op-amps; PG1 signals ready state to host MCU before data upload. Use Value: PG1's 75μs delay and 10% hysteresis prevent false wakeups from line transients; QFN-12 footprint fits ≤8mm² PCB area budget. | Use Scenario: Battery-powered vibration sensor in predictive maintenance system with 5-year field deployment. IC Role / Device Role / Timing Role: Buck supplies 3.3V to microcontroller and accelerometer; LDO provides 1.8V to low-power DAC for analog output calibration. Use Value: 300nA LDO IQ ensures DAC bias contributes <0.1% to total system sleep current; thermal shutdown protects against enclosure overheating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output, ultra-low-IQ power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62748DSSR | Single 300mA buck only (no integrated LDO); 350nA IQ; 1.8V–5.5V input; 6-pin WSON. | Requires external LDO for second rail; lacks PG, output discharge, and 100% duty-cycle capability. | Select when only one regulated rail is needed and board space is extremely constrained. |
| MAX20004AATP+T | 300mA buck + 150mA LDO; 2.5µA buck IQ, 1.2µA LDO IQ; 2.7V–5.5V input; 16-pin TQFN. | Higher IQ limits battery life in µA-load applications; larger package increases footprint by 2.5×. | Select when higher output current or AEC-Q100 qualification is required for automotive use cases. |
Compared with TPS62748DSSR and MAX20004AATP+T, MP28300GG-P uniquely integrates both ultra-low-IQ regulation paths in minimal area while supporting true 2V start-up, 100% duty-cycle, and coordinated PG signaling-making it optimal for next-gen wearables where every nanoamp and square millimeter matters.
Availability
MP28300GG-P is available at Aetrix Electronics and suitable for wearable health monitors, smart sensor nodes, portable medical patches, and industrial wireless transmitters requiring stable component supply with guaranteed long-term availability.
Supply support for MP28300GG-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motor drive, and automotive applications.
The MP28300GG-P belongs to MPS's Ultra-Low IQ Power Management Unit product line, designed specifically for energy-constrained, battery-operated edge devices demanding multi-rail efficiency, small form factor, and robust protection without external components.
FAQ
What is the minimum input voltage required to enable the buck regulator?
The buck regulator enables when VIN1 rises above the UVLO threshold of 1.65V (typical), with 150mV hysteresis. Operation is guaranteed from 2.0V to 5.5V per datasheet specifications, and 100% duty-cycle mode sustains regulation even as VIN1 approaches VOUT1-critical for deep battery discharge scenarios in wearables.
How does the MP28300GG-P handle light-load efficiency compared to conventional buck converters?
It uses constant-on-time (COT) control with automatic pulse-skipping and sleep mode entry when switch pulse interval exceeds 6µs, achieving 500nA IQ. This yields >85% efficiency at 10µA load-over 4× better than typical 2µA-IQ converters-by minimizing gate drive and bias current losses during idle periods.
Can the buck and LDO outputs be powered from different input sources?
Yes. VIN1 (Pin 10) supplies the buck stage exclusively, while VIN2 (Pin 11) powers the LDO independently. This allows flexible architectures-for example, connecting VIN1 to a primary battery and VIN2 to a secondary rail or energy-harvesting source-without cross-regulation interference.
What is the purpose of the PG1 pin, and how should it be interfaced?
PG1 is an open-drain power-good indicator that goes low when OUT1 falls below 90% of its target voltage (with 10% hysteresis). It requires an external pull-up resistor (100kΩ–500kΩ) to VIN1 or a CTRL rail. Its 75µs delay and <400Ω RDS(ON) make it suitable for MCU reset assertion or sequenced power-up control.
Does the MP28300GG-P support dynamic voltage scaling during operation?
Yes. CTRL1–CTRL3 and CTRL4–CTRL5 can be reconfigured in real time to change buck and LDO output voltages without cycling EN. Table 1 in the datasheet defines all combinations; transitions occur within one soft-start cycle (0.5ms for buck, 2ms for LDO), enabling adaptive power management for varying processing loads.
What failure protections are built into the MP28300GG-P?
It integrates under-voltage lockout (UVLO), cycle-by-cycle over-current protection (OCP), hiccup-mode short-circuit protection (SCP), thermal shutdown (150°C with 30°C hysteresis), and over-temperature protection (OTP) for the LDO. All protections are self-recovering without external intervention, ensuring robust operation in unattended deployments.
Is an external inductor required for the buck stage, and what value is recommended?
Yes. A shielded 2.2µH inductor (e.g., Würth 74479775222A or TDK DFE201612P-2R2M) is recommended, with DC resistance <200mΩ. Inductor selection directly impacts efficiency and ripple; Equation (1) in the datasheet calculates optimal L based on VIN, VOUT, fSW, and ∆IL ≈ 30% of max load current.
MP28300GG-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 12-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.782V
- Voltage - Output (Max):
- 1.818V
- Current - Output:
- 300mA
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-QFN (2x2)
MP28300GG-P FAQ
1.How can I place an order for MP28300GG-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP28300GG-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP28300GG-P reliable?
The price and inventory of MP28300GG-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP28300GG-P is usually 5 days.
3.What payment methods are accepted for MP28300GG-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP28300GG-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP28300GG-P?
MP28300GG-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP28300GG-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP28300GG-P?
For technical support, including MP28300GG-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP28300GG-P requirements.
6.How does Aetrix verify that MP28300GG-P is sourced from the original manufacturer or authorized distributors?
All MP28300GG-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP28300GG-P meets industry standards.
7.What is the process for return or replacement of MP28300GG-P?
All MP28300GG-P units undergo pre-shipment inspection (PSI). If there is an issue with MP28300GG-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP28300GG-P part is unused and in its original packaging.
Return procedure for MP28300GG-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP28300GG-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

