Monolithic Power Systems Inc. MP3422GG-P
- Part No.:
- MP3422GG-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 14-PowerVFQFN
- Datasheet:
-
MP3422GG-P.pdf
- Description:
- IC REG BOOST ADJ 6.5A 14QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,446
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP3422GG-P from Monolithic Power Systems is a synchronous step-up DC-DC converter with true output disconnect, designed for battery-powered systems requiring high efficiency and compact footprint. It operates from 1.9V–5.5V input, delivers up to 5.5V output, supports 6.5A switch current limit, achieves 98% peak efficiency at 5V/2.5A, and integrates internal NMOS/PMOS switches in a 2×2mm QFN-14 package - enabling USB power bank and portable accessory designs with minimal external components.
For engineers reviewing the MP3422GG-P datasheet, MP3422GG-P pinout, MP3422GG-P application, or MP3422GG-P equivalent, key selection criteria include its 600kHz fixed-frequency current-mode control, 43µA quiescent current in normal operation, integrated soft-start and compensation, true output disconnect during shutdown, and robust protection suite (OCP, SCP, OVP, OTP, UVLO).
Technical Context
The MP3422GG-P implements fixed-frequency (600kHz) current-mode PWM control with internal slope compensation and an error amplifier referenced to 807mV. Its startup sequence includes linear charge mode (0.2A–0.7A programmable limit) until VOUT reaches 1.7V, then transitions to boost mode with ≥6.5A switch current capability when VOUT ≥ VIN + 0.3V.
It features dual MOSFET integration: a 13mΩ NMOS main switch and an 18mΩ PMOS synchronous rectifier that also enables true output disconnect by blocking body diode conduction. Bias sourcing automatically shifts from IN to OUT once VOUT exceeds VIN, ensuring stable operation independent of input rail collapse.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.9V to 5.5V - supports single-cell Li-ion (2.8V–4.2V), LiFePO₄, or two-cell alkaline inputs without external LDO pre-regulation. |
| Output Voltage Range | 2.5V to 5.5V - adjustable via external resistor divider on FB pin; factory-configured for 5V in typical applications. |
| Switching Frequency | 600kHz (±100kHz) - enables use of small 1.5µH inductors and low-ESR ceramic capacitors for space-constrained PCB layouts. |
| Peak Switch Current Limit | ≥6.5A - ensures reliable 2.5A output at 5V from 2.8V input with margin for transient loads and thermal derating. |
| Quiescent Current | 43µA (measured on OUT pin) - minimizes battery drain during light-load or standby operation in always-on accessories. |
| Efficiency | Up to 98% at 5V/2.5A, VIN=2.8V - achieved via synchronous rectification and low RDS(on) (13mΩ NMOS / 18mΩ PMOS) switches. |
| Protection Features | OCP, SCP, OVP (7V threshold), OTP (150°C shutdown), UVLO (1.3V rising), and true output disconnect - eliminates need for external protection circuitry. |
Pinout & Package
MP3422GG-P is housed in a thermally enhanced 2mm × 2mm QFN-14 package with exposed thermal pad (PGND-connected). The package supports high-density layout and efficient heat dissipation in portable devices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 13 | PGND | Power ground - must be connected to large copper pour and vias to thermal pad for low-impedance return path and thermal management. |
| 3, 14 | SW | Switch node - connects to inductor; requires short, wide trace to minimize EMI and voltage spikes during 600kHz switching. |
| 4, 5, 6 | OUT | Regulated output - drains internal PMOS rectifier; fully disconnected from IN during shutdown; feeds output capacitor and load. |
| 7 | NC | No connect - reserved for factory test; float or tie to GND per design guidelines. |
| 8 | EN | Enable control - active-high logic input; pulls device into ultra-low-ISD (0.1–1µA) shutdown state when low. |
| 9 | IN | Main input supply - powers startup bias; bypassed locally with ≥22µF ceramic capacitor near pin. |
| 10 | INA | Internal bias input - must be tied directly to IN in all applications; not user-accessible. |
| 11 | AGND | Analog ground - separate from PGND; reference for FB and internal error amplifier; routed away from noisy SW traces. |
| 12 | FB | Feedback input - senses output via resistor divider; sets VOUT = 0.807V × (1 + R1/R2); supports 2.5–5.5V programming. |
Key Features
| Feature | Design Value |
|---|---|
| True Output Disconnect | PMOS-based isolation cuts off VOUT from VIN during shutdown - prevents backfeed, enables zero-VOUT hold, and eliminates need for external reverse-blocking diode. |
| Integrated Soft-Start & Compensation | Internal 2ms soft-start ramp and fully compensated loop reduce external component count to only inductor, input/output caps, and FB divider - no external compensation network required. |
| Startup Inrush Control | Linear charge mode limits initial output current to 0.2A (at VOUT=0V) ramping to 0.7A (at VOUT=1.7V) - protects input source and output caps from surge stress. |
| Auto Power-Save Mode | Switches from PWM to pulse-skipping mode under light load - maintains high efficiency down to µA-level loads without audible noise or regulation loss. |
| Robust Protection Suite | Hardware-enforced OCP (6.5A), SCP (linear charge fallback), OVP (7V latch-off), OTP (150°C shutdown with 20°C hysteresis), and UVLO - ensures safe operation across battery voltage sag and fault conditions. |
Applications
| USB Power Banks | Wireless Charging Transmitters |
|---|---|
|
Use Scenario: Portable 10,000mAh power bank delivering 5V/2.5A USB-A output from 3.2–4.2V Li-ion cell stack. IC Role / Device Role / Timing Role: Primary synchronous boost regulator providing regulated 5V rail with inrush limiting, output disconnect during sleep, and thermal foldback during sustained load. Use Value: Enables >95% average efficiency across 0.1–2.5A load range and extends usable battery capacity by 12% vs. non-synchronous alternatives. |
Use Scenario: Qi-compliant 15W wireless charging transmitter requiring stable 5V/3A input to driver IC from single-cell battery. IC Role / Device Role / Timing Role: High-current boost stage supplying clean, regulated 5V to coil driver and MCU; EN pin synchronized with Qi protocol enable signals. Use Value: Delivers full 3A output at 2.8V input with <150mV ripple, while maintaining <43µA quiescent draw during idle polling intervals. |
| Bluetooth Headset Charging Case | Smart Wearable Power Management |
|
Use Scenario: Compact charging case for TWS earbuds, boosting 3.7V battery to 5V for USB-C PD input to earbud PCB. IC Role / Device Role / Timing Role: Step-up converter with true output disconnect - isolates earbud circuitry during storage to prevent parasitic discharge. Use Value: Reduces shelf-life self-discharge by eliminating leakage through body diode; supports <24-hour runtime on 150mAh case battery. |
Use Scenario: Fitness tracker with OLED display and BLE radio requiring 5V rail from coin-cell or micro-LiPo (2.5–3.6V). IC Role / Device Role / Timing Role: Ultra-low-IQ boost regulator powering display driver and RF front-end; enters PSM during sensor sleep cycles. Use Value: Achieves 14-day battery life on 120mAh cell by maintaining 43µA IQ in active mode and sub-1µA shutdown current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-up converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61088RHLR | 6.5A switch limit, 2.7–5.5V input, but requires external compensation and lacks true output disconnect (body diode conduction remains). | Suitable for cost-sensitive designs where output isolation isn't required; higher BOM count due to external RC network. | Select when board area allows larger solution and system tolerates residual VOUT leakage during shutdown. |
| RT9086AGQW | 5.5A switch limit, 1.8–5.5V input, 600kHz, but uses external Schottky diode and has no integrated PMOS disconnect switch. | Acceptable for low-power accessories (<2A) where efficiency loss from diode drop is acceptable and shutdown isolation is unnecessary. | Choose only if existing design already uses discrete diode topology and thermal budget permits 100–150mV forward drop penalty. |
Compared with TPS61088RHLR and RT9086AGQW, MP3422GG-P uniquely combines 6.5A capability, true output disconnect, internal compensation, and 43µA IQ in a 2×2mm footprint - making it optimal for space-constrained, battery-isolation-critical applications like power banks and wearables.
Availability
MP3422GG-P is available at Aetrix Electronics and suitable for USB power banks, wireless charging transmitters, Bluetooth headset charging cases, and smart wearable power management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MP3422GG-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of leadership in DC-DC conversion, motor drivers, and LED lighting controllers.
The MP3422 belongs to MPS's high-efficiency synchronous boost converter product line, engineered specifically for portable battery-powered systems demanding ultra-small form factor, low quiescent current, and robust fault protection without external components.
FAQ
What is the minimum input voltage required for MP3422GG-P to start switching?
The MP3422GG-P begins startup when the IN pin voltage exceeds the rising UVLO threshold of 1.3V (typical). However, functional operation at rated output requires ≥1.9V input; below this, the device may enter undervoltage lockout or fail to sustain regulation under load.
Does MP3422GG-P support adjustable output voltage, and how is it set?
Yes - output voltage is set via an external resistor divider from OUT to AGND, connected to the FB pin. Using VOUT = 0.807V × (1 + R1/R2), values like R1 = 787kΩ and R2 = 150kΩ yield 5.0V. R1 should exceed 600kΩ for stability and low quiescent current.
How does the MP3422GG-P achieve true output disconnect, and what is required to maintain it?
True disconnect is enabled by the internal PMOS synchronous rectifier, which blocks body diode conduction when EN is low. To preserve this feature, no external Schottky diode must be placed between SW and OUT - doing so would create a parallel conduction path and defeat isolation.
What thermal performance can be expected in a 2-layer PCB layout?
On a standard 2-layer board with 1oz copper and minimal thermal vias, θJA is ~80°C/W. At 2.5A/5V output and 2.8V input, power dissipation is ~0.35W - resulting in ~28°C junction rise above ambient. Adding 4–6 thermal vias under the exposed pad reduces θJA to ~45°C/W.
Is MP3422GG-P compatible with lithium iron phosphate (LiFePO₄) batteries?
Yes - its 1.9V–5.5V input range fully covers the LiFePO₄ discharge curve (2.5V–3.65V). The 43µA quiescent current and UVLO hysteresis (650mV falling threshold) prevent brownout oscillation during deep discharge, supporting reliable operation down to 2.5V.
Can MP3422GG-P operate in buck mode, and when does it engage?
Yes - when VOUT < VIN + 0.3V and ≥1.7V, the device enters "down mode" using the PMOS as a pass element with 4A typical current limit. This mode is intended only for startup and short-circuit recovery; sustained operation in down mode degrades efficiency and regulation.
What is the recommended output capacitor value for a 5V/2.5A application?
MPS specifies a minimum 22µF X5R/X7R ceramic capacitor at the output. For optimal ripple suppression (<20mV p-p) and transient response, use ≥47µF total capacitance - e.g., one 22µF bulk cap plus two 10µF local caps placed adjacent to the OUT and PGND pins.
MP3422GG-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 14-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.9V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 6.5A (Switch)
- Frequency - Switching:
- 600kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-QFN (2x2)
MP3422GG-P FAQ
1.How can I place an order for MP3422GG-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP3422GG-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP3422GG-P reliable?
The price and inventory of MP3422GG-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP3422GG-P is usually 5 days.
3.What payment methods are accepted for MP3422GG-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP3422GG-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP3422GG-P?
MP3422GG-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP3422GG-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP3422GG-P?
For technical support, including MP3422GG-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP3422GG-P requirements.
6.How does Aetrix verify that MP3422GG-P is sourced from the original manufacturer or authorized distributors?
All MP3422GG-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP3422GG-P meets industry standards.
7.What is the process for return or replacement of MP3422GG-P?
All MP3422GG-P units undergo pre-shipment inspection (PSI). If there is an issue with MP3422GG-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP3422GG-P part is unused and in its original packaging.
Return procedure for MP3422GG-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP3422GG-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

_-_-14.jpg)