Monolithic Power Systems Inc. MP3430GQ-P
- Part No.:
- MP3430GQ-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
MP3430GQ-P.pdf
- Description:
- IC REG BOOST ADJ 600MA 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:292
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP3430GQ-P from Monolithic Power Systems is a monolithic 90V step-up converter with integrated high-side avalanche photodiode (APD) current monitoring, featuring 1.3MHz fixed-frequency current-mode control, 2.7–5.5V input range, and dual-ratio (1:10 and 1:2) APD current mirror outputs for optical receiver biasing. It delivers precise APD bias up to 90V in fiber-optic transceiver modules.
For engineers reviewing the MP3430GQ-P datasheet, MP3430GQ-P pinout, MP3430GQ-P application, or MP3430GQ-P equivalent, key selection criteria include APD current-monitoring accuracy (±5% gain tolerance), programmable APD over-current limit via RLIM, 50ns fast-response APD current sensing, and thermal shutdown at 160°C for reliable operation in optical line cards and PON receivers.
Technical Context
The MP3430GQ-P implements a constant-frequency, current-mode boost architecture with internal compensation and soft-start, enabling stable regulation under wide VIN-to-VOUT conversion ratios (e.g., 3.3V to 50V). Its PWM comparator compares sensed switch current plus ramp signal against feedback-derived error voltage to control duty cycle on a cycle-by-cycle basis.
It integrates a dedicated high-side APD current monitor with two mirrored outputs (MON1 = 10% IAPD, MON2 = 50% IAPD) referenced to AGND, each clamped to ≤3.5V and capable of driving external resistive loads for voltage translation. APD current limiting is set by an external resistor at RLIM, enabling linear adjustment from 0.36mA to 4.3mA across 10V–90V MONIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 5.5V - supports single-cell Li-ion or 3.3V/5V system rails without pre-regulation. |
| Max Output Voltage | 90V - sufficient for biasing high-gain APDs in long-reach optical receivers (e.g., GPON/XG-PON). |
| Switching Frequency | 1.3MHz (typ.) - enables compact magnetics and low-output-ripple designs with <2.2µH inductors. |
| APD Monitor Response | 50ns delay (10μA→1mA step) - captures fast optical transients in burst-mode PON upstream signals. |
| Current Limit Accuracy | ±5% APD monitor gain tolerance - ensures repeatable APD bias current setting across temperature and unit variance. |
| Thermal Shutdown | 160°C with 10°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design. |
| Package | 3mm×3mm QFN-16 with exposed pad - provides low θJA = 60°C/W for high-efficiency 2.1W power dissipation at +25°C ambient. |
Pinout & Package
MP3430GQ-P uses a thermally enhanced 3mm×3mm QFN-16 package with exposed thermal pad soldered to PCB ground plane. Pin 1 is marked by a dot or notch; pins 1/16 are PGND, pin 14/15 are SW, and pin 13 is MONIN - all require careful layout per MPS layout guidelines to minimize EMI and ensure APD current monitor accuracy.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 PGND | Power Ground | Internally tied; must connect both to low-impedance board ground plane to reduce noise coupling into APD monitor path. |
| 2 VIN | Main Input Supply | 2.7–5.5V rail; requires local 10µF ceramic bypass capacitor to prevent UVLO false triggering during startup. |
| 3 EN | Enable Control | Logic-level input (0.6V disable / 1.6V enable); add RC delay (100kΩ + 10nF) to ensure clean turn-on after VIN stabilizes. |
| 5 FB | Voltage Feedback Sense | Connects to resistor divider from VOUT; 0.8V reference enables precise output programming (e.g., 50V via 1MΩ/20.5kΩ network). |
| 7 MON2 | 50% APD Current Mirror Output | Sources 0.5×IAPD; convert to voltage with RMON2 (e.g., 400Ω for 0.5V at 1.25mA APD max). |
| 8 AGND | Analog Ground Reference | Separate analog return for MON1/MON2; tie to PGND at single point near IC to avoid digital noise injection. |
| 9 RLIM | APD Over-Current Threshold Set | Connect resistor to GND to program IAPD,LIM from 0.36mA to 4.3mA; linear relationship enables accurate calibration. |
| 10 MON1 | 10% APD Current Mirror Output | Sources 0.1×IAPD; used for low-noise APD bias control loop or diagnostic monitoring. |
| 12 APD | APD Cathode Connection | High-voltage node (up to 90V); route with minimum trace length and clearance to avoid leakage or arcing. |
| 13 MONIN | APD Monitor Power Supply | Bias source for internal APD current mirror; connect LC filter to suppress switching ripple affecting monitor accuracy. |
| 14, 15 SW | Power Switch Drain | Internal 100V/0.9A NFET drain; minimize loop area with output diode and inductor to reduce EMI and ringing. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-ratio APD current monitoring | Simultaneous 1:10 (MON1) and 1:2 (MON2) current mirrors enable independent bias control and diagnostics without external amplifiers. |
| Programmable APD over-current protection | RLIM pin allows precise, resistor-set APD current limit (0.36–4.3mA) to protect sensitive photodiodes from optical surge events. |
| 50ns APD current response time | Enables real-time monitoring of fast optical bursts in TDMA-based PON systems, supporting dynamic gain control loops. |
| Integrated soft-start and compensation | Eliminates need for external compensation components; ensures monotonic VOUT rise and stable startup into capacitive loads. |
| Thermal and over-current protection | Combines cycle-by-cycle switch current limiting with junction-temperature shutdown (160°C) for robust field reliability. |
Applications
| Fiber-Optic Transceivers | PON Optical Line Terminals (OLT) |
|---|---|
Use Scenario: Biasing high-voltage APDs in SFP+/XFP modules for 10G EPON and XG-PON downstream receivers. IC Role / Device Role / Timing Role: Provides regulated 50–70V APD bias while continuously monitoring photocurrent via MON1/MON2 for automatic gain control (AGC). Use Value: Enables >30dB dynamic range in burst-mode upstream detection by maintaining stable APD gain despite varying optical input power. | Use Scenario: APD bias supply in OLT line cards handling multiple PON ports with independent optical power management. IC Role / Device Role / Timing Role: Delivers precise, temperature-stable 90V APD bias with programmable current limit per port to prevent damage during fiber fault conditions. Use Value: Reduces BOM count by integrating boost converter and dual-ratio monitor, eliminating discrete op-amps and sense resistors per channel. |
| Optical Time-Domain Reflectometers (OTDR) | Laser Diode Driver Auxiliary Bias |
Use Scenario: High-voltage bias generation for APDs in portable OTDR test equipment requiring fast pulse response and low noise. IC Role / Device Role / Timing Role: Supplies 60–90V APD bias with 50ns monitor latency to capture backscattered light pulses with sub-meter spatial resolution. Use Value: Achieves <10pA RMS input-referred noise floor due to dedicated AGND and low-drift current mirror architecture. | Use Scenario: Secondary bias supply for monitor photodiodes in high-power laser diode drivers used in industrial fiber lasers. IC Role / Device Role / Timing Role: Generates stable 30–50V bias for PIN/APD monitor diodes while rejecting switching noise via MONIN LC filtering. Use Value: Improves laser power stability by 15% through accurate real-time photodiode current feedback, reducing thermal drift errors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar APD biasing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX32700EASA+ | Higher 120V output capability but no integrated APD current monitor; requires external op-amp and sense resistor for monitoring. | Used in ultra-high-voltage LIDAR receivers where >90V bias is required, but adds 3–4 passive components per channel. | Select when output voltage >90V is mandatory and board space allows external monitoring circuitry. |
| TSM1082IR | Fixed 1:100 APD monitor ratio only; lacks MON2 output and programmable current limit - relies on internal 1.25V reference for limit setting. | Targeted at cost-sensitive PIN diode biasing in passive optical networks where full APD monitoring is not required. | Select only for PIN diode applications with fixed gain requirements and no need for dual-ratio or adjustable protection. |
Compared with MAX32700EASA+ and TSM1082IR, MP3430GQ-P uniquely integrates dual-ratio APD monitoring, programmable current limiting, and 90V boost in one QFN-16 package - reducing component count by ≥5 parts per channel while enabling closed-loop AGC in burst-mode optical receivers.
Availability
MP3430GQ-P is available at Aetrix Electronics and suitable for fiber-optic transceivers, PON optical line terminals, optical time-domain reflectometers, and laser diode driver auxiliary biasing requiring stable component supply, consistent APD current monitoring performance, and RoHS-compliant packaging.
Supply support for MP3430GQ-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP3430 product line targets optical infrastructure applications, delivering integrated high-voltage boost converters with precision APD current monitoring to simplify design of next-generation fiber access and test equipment.
FAQ
What is the maximum APD cathode voltage supported by MP3430GQ-P?
The MP3430GQ-P supports up to 90V on the APD pin, with absolute maximum rating of 100V. Operation above 90V violates recommended conditions and may degrade long-term reliability or cause premature failure under load. The device regulates output using feedback from the FB pin, not direct APD voltage sensing.
Can MON1 and MON2 be used simultaneously without interference?
Yes - MON1 and MON2 are independently buffered current-source outputs with separate internal mirror paths. They share the same APD current input but drive separate external resistors (RMON1, RMON2) to generate isolated voltage signals. Layout best practice is to route their traces separately to AGND with individual decoupling.
How does the RLIM resistor affect APD current limit accuracy over temperature?
RLIM sets APD current limit via a linear equation (ILIM ≈ −122 × VRLIM + 48), where VRLIM is determined by resistor divider action. Using a 0.5% tolerance, 100ppm/°C resistor yields ±1.2% total error over −40°C to +125°C, meeting typical APD protection requirements without calibration.
Is the MP3430GQ-P qualified for industrial temperature range?
Yes - MP3430GQ-P is specified for operation from −40°C to +125°C junction temperature. Thermal shutdown activates at 160°C with 10°C hysteresis, and electrical characteristics (e.g., VFB, fS, ISLMT) are guaranteed across this full range per the Rev 1.3 datasheet.
Does the device support discontinuous conduction mode (DCM) only, or can it operate in CCM?
The MP3430GQ-P is designed to operate exclusively in DCM for stability at high conversion ratios. Its control architecture and recommended inductor sizing (e.g., ≤2.2µH for 50V output) enforce DCM under all operating conditions; CCM operation risks right-half-plane zero-induced instability and is not supported.
What is the purpose of the MONIN pin, and how should it be filtered?
MONIN supplies bias to the internal APD current mirror circuitry. It must be filtered with a low-pass RC network (e.g., 10Ω + 100nF) between MONIN and AGND to attenuate switching noise from the SW node, ensuring <0.5% gain error in MON1/MON2 outputs across full load and temperature range.
Are there layout recommendations for minimizing EMI from the SW node?
Yes - keep SW trace short and wide, place output diode and inductor adjacent to SW and APD pins, use solid ground plane under IC, and avoid routing sensitive analog traces (MON1/MON2/AGND) near SW. The exposed thermal pad must be soldered to ≥2cm² copper area for optimal EMI suppression and thermal performance.
MP3430GQ-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.7V
- Voltage - Output (Max):
- 90V
- Current - Output:
- 600mA (Switch)
- Frequency - Switching:
- 1.3MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
MP3430GQ-P FAQ
1.How can I place an order for MP3430GQ-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP3430GQ-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP3430GQ-P reliable?
The price and inventory of MP3430GQ-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP3430GQ-P is usually 5 days.
3.What payment methods are accepted for MP3430GQ-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP3430GQ-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP3430GQ-P?
MP3430GQ-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP3430GQ-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP3430GQ-P?
For technical support, including MP3430GQ-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP3430GQ-P requirements.
6.How does Aetrix verify that MP3430GQ-P is sourced from the original manufacturer or authorized distributors?
All MP3430GQ-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP3430GQ-P meets industry standards.
7.What is the process for return or replacement of MP3430GQ-P?
All MP3430GQ-P units undergo pre-shipment inspection (PSI). If there is an issue with MP3430GQ-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP3430GQ-P part is unused and in its original packaging.
Return procedure for MP3430GQ-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP3430GQ-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

