Monolithic Power Systems Inc. MP3430HQ-LF-P
- Part No.:
- MP3430HQ-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
MP3430HQ-LF-P.pdf
- Description:
- IC REG BOOST ADJ 600MA 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,727
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP3430HQ-LF-P from Monolithic Power Systems is a monolithic 90V step-up converter with integrated high-side avalanche photodiode (APD) current monitoring, featuring 1.3MHz fixed-frequency current-mode control, 1:10 and 1:2 APD current mirror outputs, and programmable APD over-current protection via RLIM pin. It delivers precise APD biasing in optical receivers requiring stable high-voltage generation and real-time photocurrent feedback.
For engineers reviewing the MP3430HQ-LF-P datasheet, MP3430HQ-LF-P pinout, MP3430HQ-LF-P application, or MP3430HQ-LF-P equivalent, this device is selected for fiber-optic transceiver designs where fast APD current monitoring (<50ns response), ±5% high-side monitor tolerance, and 90V output capability are critical to signal integrity and dynamic range.
Technical Context
The MP3430HQ-LF-P employs a constant-frequency, current-mode PWM architecture with internal ramp compensation and cycle-by-cycle current limiting, enabling fast transient response and stable regulation across wide input (2.7–5.5V) and output (up to 90V) ranges. Its integrated APD current mirror uses dedicated MON1 (1:10 ratio) and MON2 (1:2 ratio) outputs with <±5% gain tolerance and 2.2–3.5V clamped voltage compliance.
Control logic includes EN pin with 0.8–1.6V enable threshold and 150mV hysteresis, FB pin regulated at 0.77–0.824V reference, and RLIM-programmable APD current limit (0.36–4.3mA). Thermal shutdown activates at 160°C with 10°C hysteresis, and the 100V/0.9A internal NFET supports discontinuous conduction mode (DCM) operation essential for stability at high conversion ratios.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 5.5V - Supports single-cell Li-ion or 3.3V/5V system rails without external LDO pre-regulation. |
| Max Output Voltage | 90V - Enables direct biasing of high-voltage APDs used in long-haul fiber-optic receivers and LiDAR front-ends. |
| Switching Frequency | 1.3MHz (typ.) - Allows compact magnetics (e.g., 2.2µH inductors) and reduces EMI filter size while maintaining DCM stability. |
| APD Monitor Response | 50ns (tdelay1) - Captures fast optical transients in burst-mode PON or time-of-flight systems without signal distortion. |
| Feedback Reference | 0.8V (typ.) - Enables precise VOUT programming using standard resistor dividers with <0.12%/V line regulation. |
| APD Current Mirror Ratios | 1:10 (MON1) and 1:2 (MON2) - Provides scalable analog current feedback for dual-path monitoring or differential sensing architectures. |
| Thermal Shutdown | 160°C with 10°C hysteresis - Prevents permanent damage during sustained overload or poor PCB thermal design. |
Pinout & Package
MP3430HQ-LF-P is housed in a thermally enhanced 3mm × 3mm QFN-16 package with exposed thermal pad (EP), optimized for high-voltage isolation and low-inductance APD current sensing paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 PGND | Power Ground | Internally connected ground pins; must both be soldered to large PCB ground plane for thermal dissipation and noise immunity. |
| 2 VIN | Input Supply | 2.7–5.5V input rail; requires local 10µF ceramic bypass capacitor to prevent UVLO false triggering during startup. |
| 3 EN | Enable Control | Logic-level shutdown pin (0.6V max disable, 1.6V min enable); 150mV hysteresis prevents chatter near threshold. |
| 5 FB | Output Voltage Feedback | 0.8V reference node; connects to resistor divider tap to regulate VOUT; 30–100nA bias current enables high-impedance networks. |
| 7 MON2 | APD Current Monitor Output (1:2) | Sources 50% of APD current; converts to voltage via external RMON2; clamped to 2.2–3.5V for ADC interface safety. |
| 8 AGND | Analog Ground | Separate analog reference ground; must be star-connected to PGND at single point to avoid monitor offset errors. |
| 9 RLIM | APD Current Limit Programming | Resistor-to-ground sets APD over-current threshold (0.36–4.3mA); linear relationship enables precise optical power margining. |
| 10 MON1 | APD Current Monitor Output (1:10) | Sources 10% of APD current; provides high-resolution photocurrent feedback for closed-loop gain control in low-light conditions. |
| 12 APD | APD Cathode Connection | High-voltage output node (up to 90V); connects directly to APD cathode; requires short, guarded trace to minimize leakage and noise. |
| 13 MONIN | Monitor Power Supply | Bias supply for internal APD monitor circuitry; requires LC filter to suppress switching ripple affecting monitor accuracy. |
| 14, 15 SW | Power Switch Node | Drain of internal 100V/0.9A NFET; demands minimal trace length and tight loop area to reduce EMI and voltage overshoot. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 100V/0.9A NFET | Eliminates external high-voltage switch; supports up to 90V output with built-in cycle-by-cycle current limiting. |
| Two Precision APD Monitor Outputs | MON1 (1:10) and MON2 (1:2) deliver simultaneous high- and low-gain photocurrent signals with <±5% gain tolerance. |
| 50ns APD Current Monitoring Response | Enables real-time detection of nanosecond-scale optical pulses in burst-mode GPON or active optical network receivers. |
| Programmable APD Over-Current Protection | RLIM pin accepts 13.7kΩ–137kΩ resistors to set APD current limit from 0.36mA to 4.3mA, protecting diodes from optical surge damage. |
| Internal Compensation & Soft-Start | Reduces external component count; eliminates need for external soft-start circuitry due to inherently slow VOUT ramp-up (ms scale). |
Applications
| Fiber-Optic Transceivers | PON Optical Line Terminals (OLT) |
|---|---|
|
Use Scenario: Biasing APDs in SFP+ and XFP modules for 10G/25G Ethernet links over single-mode fiber. IC Role / Device Role / Timing Role: High-voltage DC-DC converter and real-time APD photocurrent monitor providing VBias and IAPD feedback for automatic gain control (AGC). Use Value: 90V output supports long-reach APDs; 50ns monitor response ensures accurate pulse amplitude tracking in burst-mode upstream transmission. |
Use Scenario: Powering APDs in GPON OLT receivers handling multiple upstream bursts from ONUs. IC Role / Device Role / Timing Role: Primary APD bias generator with dual-ratio current monitoring enabling per-channel optical power calibration and fault detection. Use Value: RLIM-programmable current limit allows per-port optical power margining; 1.3MHz switching minimizes EMI interference with downstream RF signaling. |
| Laser Time-of-Flight (LiDAR) Receivers | Medical Pulse Oximetry Sensors |
|
Use Scenario: Biasing high-sensitivity APDs in short-pulse LiDAR front-ends for autonomous vehicles and robotics. IC Role / Device Role / Timing Role: Fast-response HV supply and photocurrent monitor delivering synchronized VBias and IAPD for time-resolved photon counting. Use Value: 50ns monitor delay enables sub-nanosecond timing resolution; thermal shutdown protects against ambient temperature drift-induced overcurrent. |
Use Scenario: Providing stable APD bias in portable pulse oximeters detecting weak red/IR photocurrents through tissue. IC Role / Device Role / Timing Role: Low-noise, high-precision APD bias source with MON1 (1:10) output feeding low-noise instrumentation amplifiers. Use Value: ±5% high-side monitor tolerance ensures repeatable SpO₂ calculation; 3×3mm QFN footprint enables compact wearable integration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar APD biasing and monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX3272EASA+ | 36V max output, no integrated APD monitor; requires external current sense amplifier and HV FET. | Limited to lower-voltage PIN diodes or low-gain APDs; lacks real-time photocurrent feedback capability. | Select when only basic HV generation is needed and system-level monitoring is handled externally. |
| LT3482EDD-1 | 80V max output, 1.2MHz switching, but only single APD monitor output (1:10) and no MON2 or RLIM-programmable limit. | Suitable for simpler APD receivers without dual-path monitoring or adaptive optical power protection. | Choose when cost-sensitive designs accept reduced monitor flexibility and narrower voltage headroom. |
Compared with MAX3272EASA+ and LT3482EDD-1, MP3430HQ-LF-P uniquely integrates dual-ratio APD monitoring, programmable over-current protection, and 90V capability in a single 3×3mm QFN-reducing BOM count by ≥4 components and enabling tighter optical power control loops.
Availability
MP3430HQ-LF-P is available at Aetrix Electronics and suitable for fiber-optic transceivers, PON optical line terminals, and LiDAR receiver modules requiring stable component supply, RoHS-compliant packaging, and guaranteed long-term availability.
Supply support for MP3430HQ-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with core expertise in DC-DC conversion, motor drivers, and optical power management.
The MP3430 product line targets high-voltage optical receiver subsystems, designed specifically to simplify APD biasing and photocurrent monitoring in fiber-optic, LiDAR, and medical sensing applications.
FAQ
What is the maximum APD cathode voltage supported by MP3430HQ-LF-P?
The MP3430HQ-LF-P supports up to 90V on the APD pin under normal operation, with absolute maximum rating of 100V. This enables direct biasing of high-gain APDs used in long-haul optical receivers and time-of-flight sensors without external voltage clamping.
How does the RLIM pin set the APD over-current threshold?
The RLIM pin accepts an external resistor to ground, establishing a voltage that linearly programs the APD current limit between 0.36mA and 4.3mA. For example, a 27.2kΩ resistor sets a 2.5mA limit per the equation IAPD,MAX = 68 / RRLIM (RRLIM in kΩ, I in mA).
Can MON1 and MON2 be used simultaneously without interference?
Yes-MON1 and MON2 operate independently with separate current mirrors (1:10 and 1:2) and share only the APD current source. Their outputs are internally clamped to 2.2–3.5V and can drive separate external resistors (RMON1, RMON2) without crosstalk or loading effects.
What is the purpose of the MONIN pin, and how should it be decoupled?
MONIN supplies bias current to the internal APD monitor circuitry. It must be decoupled with a low-pass RC filter (e.g., 10Ω + 100nF) referenced to AGND to suppress switching noise from SW node coupling, ensuring <±5% monitor gain accuracy across temperature and load.
Does MP3430HQ-LF-P require external compensation components?
No-the MP3430HQ-LF-P features fully internal compensation, eliminating the need for external Type-II or Type-III compensation networks. This simplifies layout and improves reliability in space-constrained optical modules while maintaining phase margin >45° across operating conditions.
How does the device ensure stability at high conversion ratios (e.g., 3.3V to 90V)?
Stability is ensured by enforcing discontinuous conduction mode (DCM) operation via inductor selection criteria (K < KCRIT). The IC's current-mode control and internal ramp compensation suppress right-half-plane zero effects inherent in high-ratio boost converters.
Is the exposed thermal pad (EP) electrically connected internally?
Yes-the exposed pad is internally connected to PGND and must be soldered to a large PCB copper plane. It serves both thermal dissipation (θJA = 60°C/W) and electrical grounding; floating or isolated connection degrades thermal performance and increases noise susceptibility.
MP3430HQ-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.7V
- Voltage - Output (Max):
- 90V
- Current - Output:
- 600mA (Switch)
- Frequency - Switching:
- 1.3MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
MP3430HQ-LF-P FAQ
1.How can I place an order for MP3430HQ-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP3430HQ-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP3430HQ-LF-P reliable?
The price and inventory of MP3430HQ-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP3430HQ-LF-P is usually 5 days.
3.What payment methods are accepted for MP3430HQ-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP3430HQ-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP3430HQ-LF-P?
MP3430HQ-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP3430HQ-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP3430HQ-LF-P?
For technical support, including MP3430HQ-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP3430HQ-LF-P requirements.
6.How does Aetrix verify that MP3430HQ-LF-P is sourced from the original manufacturer or authorized distributors?
All MP3430HQ-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP3430HQ-LF-P meets industry standards.
7.What is the process for return or replacement of MP3430HQ-LF-P?
All MP3430HQ-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP3430HQ-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP3430HQ-LF-P part is unused and in its original packaging.
Return procedure for MP3430HQ-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP3430HQ-LF-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

