Monolithic Power Systems Inc. MP38870DL-LF-P
- Part No.:
- MP38870DL-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 14-VFDFN Exposed Pad
- Datasheet:
-
MP38870DL-LF-P.pdf
- Description:
- IC REG BUCK ADJ 3A 14QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,766
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP38870DL-LF-P from Monolithic Power Systems is a monolithic synchronous step-down DC/DC converter with integrated 80mΩ high-side MOSFET and external low-side gate driver, delivering 3A continuous output current across 4.5V–14V input range, fixed 600kHz switching frequency, and adjustable 0.8V–(VIN−3V) output voltage - deployed in flat-panel TV power rails and digital set-top box point-of-load regulation.
For engineers reviewing the MP38870DL-LF-P datasheet, MP38870DL-LF-P pinout, MP38870DL-LF-P application, or MP38870DL-LF-P equivalent, key selection criteria include its 3mm×4mm QFN14 package thermal resistance (θJA = 48°C/W), cycle-by-cycle overcurrent protection threshold (4A), power-good indicator accuracy (±50mV hysteresis), and external synchronization capability (250kHz–1.5MHz).
Technical Context
The MP38870 operates in fixed-frequency peak-current-mode control with internal 0.8V reference and error amplifier driving COMP node for loop stability. Its PWM comparator compares sensed switch current against COMP-derived threshold, initiating turn-off when limit is reached within each cycle.
It integrates a 5V internal regulator powering gate drivers and analog blocks, with bootstrap circuitry (BST pin) enabling floating high-side drive for external synchronous MOSFET. UVLO (4.1V rising, 3.2V falling) and thermal shutdown (150°C trip, 140°C recovery) provide fault resilience without external supervision.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 14V - supports 5V and 12V intermediate bus architectures without pre-regulation |
| Output Current | 3A continuous - sustains full load under worst-case thermal conditions (θJA = 48°C/W) |
| Switching Frequency | Fixed 600kHz ±20% - enables compact magnetics; externally synchronizable from 250kHz to 1.5MHz |
| Feedback Reference | 0.808V typical (±2.5%) - sets output via resistor divider; enables 0.8V minimum VOUT with tight regulation |
| High-Side RDS(on) | 80mΩ - limits conduction loss at 3A to <180mW, supporting >90% efficiency at mid-load |
| Power Good Threshold | 0.74V ±50mV - asserts open-drain PG low when VOUT drops >10% below nominal, enabling system sequencing |
| Thermal Shutdown | 150°C with 10°C hysteresis - disables all switching until die cools to ~140°C, preventing permanent damage |
Pinout & Package
MP38870DL-LF-P uses a thermally enhanced 3mm × 4mm, 14-pin QFN package with exposed thermal pad (connected to GND). The package supports ≤48°C/W junction-to-ambient thermal resistance on 1"² 1oz copper PCB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 FB | Feedback Input | Connects to resistor divider midpoint; regulates output by comparing against 0.8V internal reference |
| 2 PG | Power Good Output | Open-drain signal asserting low when VOUT falls >10% below target; requires pull-up for logic-level interface |
| 3 EN/SYNC | Enable & Sync Input | Active-high enable; accepts external clock (250kHz–1.5MHz) for EMI reduction via frequency alignment |
| 4,5,6 IN | Input Supply | Parallel pins reduce trace inductance and IR drop; require local 10µF ceramic input capacitor |
| 7 N/C | No Connect | Internally unconnected; must remain floating or tied to GND per layout guidelines |
| 8,9,10 SW | Switch Node | Drives external inductor; high di/dt node requiring short, wide routing away from sensitive analog traces |
| 11 BST | Bootstrap Supply | Connects to SW via 0.1–1µF capacitor; supplies floating gate drive for external synchronous MOSFET |
| 12 VCC | Bias Regulator Output | 5V internal supply for gate drivers; requires 1µF ceramic decoupling to ground |
| 13 BG | Bottom Gate Driver | Sinks/source up to 2A peak to drive external low-side MOSFET gate with 1–5.5Ω effective impedance |
| 14 GND | Power Ground | Reference for FB, PG, and VCC; must be isolated from high-current return paths to avoid noise coupling |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous Gate Driver | Delivers >2A peak gate current with 1–5.5Ω source/sink impedance, enabling efficient low-RDS(on) external MOSFET control |
| Cycle-by-Cycle OCP | 4A current limit threshold with immediate turn-off per switching cycle, preventing inductor saturation during overload |
| Stable with Ceramic Output Caps | Compensated for low-ESR ceramic capacitors down to 10µF, eliminating need for bulk electrolytic output storage |
| Internal Soft-Start | 1.2V ramp on COMP node limits inrush current and prevents output overshoot during startup without external components |
| External Frequency Sync | EN/SYNC pin accepts TTL/CMOS clock signals from 250kHz to 1.5MHz, allowing EMI spread-spectrum or multi-rail synchronization |
Applications
| Flat Panel Television Power Rails | Digital Set-Top Box SoC Core Supply |
|---|---|
Use Scenario: Supplies 3.3V/3A to video processing ASIC and HDMI transmitter in 4K TV main board. IC Role / Device Role / Timing Role: Primary buck regulator with synchronous gate driver controlling external low-side MOSFET for high-efficiency 12V-to-3.3V conversion. Use Value: Delivers >93% efficiency at 2A load with <20mV output ripple, meeting HDMI compliance for clean pixel clock domain power. | Use Scenario: Powers ARM-based media processor core (1.2V @ 2.5A) and DDR3 memory termination (1.5V @ 1.2A) in cable STB. IC Role / Device Role / Timing Role: Point-of-load regulator with programmable soft-start and PG signaling for safe SoC boot sequencing. Use Value: PG pin enables FPGA-controlled power-up sequence; 600kHz operation avoids audible noise in consumer audio zones. |
| Personal Video Recorder HDD Interface | Broadband Gateway Line Card |
Use Scenario: Generates 5V/2A for SATA controller and 3.3V/1.5A for flash memory in PVR recording module. IC Role / Device Role / Timing Role: Dual-output capable via feedback resistor reconfiguration; supports dynamic voltage scaling for burst-record modes. Use Value: Adjustable VOUT (0.8V–11V) and 30% load-step transient response <50µs meet SATA spec requirements for spin-up surge immunity. | Use Scenario: Provides isolated 3.3V/3A bias for GPON optical line terminal PHY and management MCU in fiber access gateway. IC Role / Device Role / Timing Role: High-reliability buck with thermal shutdown and latch-off fault mode ensures uninterrupted upstream data transmission. Use Value: Latch-off behavior during short-circuit prevents cascading failure in densely packed line card; auto-recovery only on EN recycle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2315DJ-LF-Z | Integrated dual MOSFETs (no external sync FET required); lower 2A output rating; 500kHz fixed frequency | Lacks external gate driver - unsuitable where ultra-low RDS(on) discrete FETs are needed for >3A loads | Select when board space is constrained and 2A max load suffices; eliminates external MOSFET BOM and layout complexity |
| LM5116MH/NOPB | Controller-only (no integrated high-side FET); supports >10A with external FETs; 50kHz–1MHz adjustable frequency | Requires full external power stage - higher component count but scalable to higher current and input voltage | Select for >5A designs or 16V+ inputs; offers greater flexibility in FET selection and thermal partitioning |
Compared with MP2315DJ-LF-Z and LM5116MH/NOPB, MP38870DL-LF-P uniquely balances integration (built-in 80mΩ FET + gate driver) and scalability (external sync FET support), making it optimal for 3A–4A distributed power systems where efficiency, footprint, and fault robustness are jointly critical.
Availability
MP38870DL-LF-P is available at Aetrix Electronics and suitable for flat-panel television power rails, digital set-top box SoC core supplies, and broadband gateway line cards requiring stable component supply, RoHS-compliant packaging, and long-term industrial temperature support (–40°C to +85°C).
Supply support for MP38870DL-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, headquartered in Kirkland, WA, with global design and support operations.
The MP38870 belongs to MPS's integrated synchronous buck converter product line, engineered for space-constrained, high-efficiency point-of-load regulation in consumer and communications equipment where thermal performance and EMI control are critical.
FAQ
What is the maximum allowable input voltage for MP38870DL-LF-P?
The absolute maximum input voltage is 16V, but recommended operating range is 4.5V to 14V. Exceeding 14V risks violating the 17V maximum VSW rating during switching transitions and may trigger overvoltage stress on internal gate drivers and bootstrap circuitry.
Can MP38870DL-LF-P operate without an external synchronous MOSFET?
No - the MP38870DL-LF-P requires an external low-side MOSFET connected to the BG pin. It contains only a high-side switch; the BG driver is designed exclusively to control an external N-channel MOSFET for synchronous rectification.
How does the EN/SYNC pin function in shutdown mode?
Pulling EN/SYNC below 0.4V for ≥5µs forces full shutdown: internal regulator disables, COMP node discharges, and all switching ceases. During shutdown, quiescent current drops to ≤10µA, and PG goes high-impedance (not actively driven).
What is the purpose of the N/C pin (Pin 7)?
Pin 7 is internally unconnected and must remain electrically floating. It may be tied to GND in PCB layout only for mechanical reinforcement or thermal relief - no electrical function is assigned, and connection does not affect operation or reliability.
Is an external bootstrap diode required for reliable operation?
An external bootstrap diode (e.g., IN4148) is optional but recommended when VOUT = 3.3V or 5V and duty cycle exceeds 65%, as it improves BST capacitor recharge efficiency and prevents gate drive dropout during high-duty-cycle operation.
How does the power-good (PG) pin behave during thermal shutdown?
During thermal shutdown, the PG pin remains asserted (high-impedance/open-drain) only if VOUT stays within ±10% of regulation. If thermal shutdown causes output collapse, PG pulls low. Once shutdown ends and output recovers, PG returns high after a 1ms debounce delay.
What is the minimum output voltage achievable with MP38870DL-LF-P?
The minimum regulated output voltage is 0.8V, set by the internal 0.808V feedback reference. This is achieved using a resistor divider where R2 is selected per the formula R2 = R1 × 0.8V / (VOUT − 0.8V), with R1 ≈ 40.2kΩ for optimal loop response.
MP38870DL-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 14-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 14V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 11V
- Current - Output:
- 3A
- Frequency - Switching:
- 600kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-QFN (3x4)
MP38870DL-LF-P FAQ
1.How can I place an order for MP38870DL-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP38870DL-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP38870DL-LF-P reliable?
The price and inventory of MP38870DL-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP38870DL-LF-P is usually 5 days.
3.What payment methods are accepted for MP38870DL-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP38870DL-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP38870DL-LF-P?
MP38870DL-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP38870DL-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP38870DL-LF-P?
For technical support, including MP38870DL-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP38870DL-LF-P requirements.
6.How does Aetrix verify that MP38870DL-LF-P is sourced from the original manufacturer or authorized distributors?
All MP38870DL-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP38870DL-LF-P meets industry standards.
7.What is the process for return or replacement of MP38870DL-LF-P?
All MP38870DL-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP38870DL-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP38870DL-LF-P part is unused and in its original packaging.
Return procedure for MP38870DL-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP38870DL-LF-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

