My Inquiry
My Account
Monolithic Power Systems Inc. MP38900DL-LF-Z
_-_-20.jpg)
- Part No.:
- MP38900DL-LF-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
MP38900DL-LF-Z.pdf
- Description:
- IC REG BUCK ADJ 10A 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,884
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP38900DL-LF-Z from Monolithic Power Systems is a high-efficiency, fast-transient, 10A synchronous step-down converter in a QFN20 (3×4mm) package. It operates from 4.5V–16V input, delivers adjustable output from 0.8V–13V, integrates 27mΩ/10mΩ MOSFETs, and uses Constant-On-Time (COT) control for sub-1.5ms power-good response-deployed in notebook I/O rails and POL systems.
For engineers reviewing the MP38900DL-LF-Z datasheet, MP38900DL-LF-Z pinout, MP38900DL-LF-Z application, or MP38900DL-LF-Z equivalent, key selection factors include its COT-based transient performance, dual OCP modes (latch-off vs. hiccup), VCC architecture difference between MP38900 and MP38900-B variants, and QFN20 thermal resistance (θJA = 48°C/W).
Technical Context
The MP38900DL-LF-Z implements Constant-On-Time (COT) control with line feed-forward via the FREQ pin, enabling rapid load-step response (<10µs typical) and eliminating external compensation. Its internal high-side and low-side MOSFETs (27mΩ/10mΩ) support continuous 10A output with peak current limit at 16.5A and minimum off-time of 100ns.
It features dual protection architectures: MP38900DL-LF-Z (MP38900 variant) latches off under overcurrent, while MP38900-B uses hiccup mode; both include SCP, OVP (1.25×VFB), UVP (0.7×VFB), thermal shutdown (150°C), and programmable soft-start via SS pin with 8.5µA charge/discharge current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 16V - supports wide industrial and computing input rails including 5V, 12V, and 15V bus systems. |
| Output Current | 10A continuous - sustains full-rated load without derating at TA ≤ 85°C with proper PCB copper area. |
| Feedback Reference | 0.815V ±8mV - enables precise 0.8V–13V output adjustment with <1% total error over line/load/temperature. |
| Switching Loss Reduction | Proprietary technique - reduces switching losses at high frequency, enabling >92% efficiency at 12VIN/1.2VOUT/5A. |
| Thermal Shutdown | 150°C with 25°C hysteresis - automatically recovers at ~125°C, preventing permanent damage during sustained overload. |
| Power Good Delay | 1.5ms fixed - ensures reliable system sequencing by holding PGOOD low until output stabilizes within ±5% of target. |
| Soft Start Current | 8.5µA - allows precise soft-start time control via external capacitor (e.g., 47nF → ~4.8ms ramp). |
Pinout & Package
MP38900DL-LF-Z is housed in a thermally enhanced QFN20 (3mm × 4mm, 0.5mm pitch) package with exposed thermal pad (Pin 11–16 PGND). The layout prioritizes low-inductance power loops: IN (Pins 8,19), SW (Pins 9,10,17,18), and PGND (Pins 11–16) occupy adjacent edges; BST (Pin 7) and VCC (Pin 20) require local 1µF ceramic decoupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 AGND | Analog Ground Reference | Separate ground for feedback and control circuitry; must be star-connected to PGND near FB pin to minimize noise coupling. |
| 2 FREQ | Frequency Set Input | Resistor-to-IN sets switching frequency via COT timing; enables line feed-forward for stable duty cycle across input range. |
| 3 FB | Feedback Input | Monitors output via resistor divider; 0.815V reference enables accurate regulation with <10nA bias current. |
| 4 SS | Soft Start Control | 8.5µA current source charges external capacitor; controls monotonic output ramp-up and prevents inrush current. |
| 5 EN | Enable Input | Active-high logic with 1.05–1.60V threshold and 420mV hysteresis; internal 1MΩ pull-down enables default-off operation. |
| 6 PGOOD | Open-Drain Power-Good Output | Asserts high after 1.5ms when VOUT ≥ 90% of target; used for system power sequencing and fault indication. |
| 7 BST | Bootstrap Supply | Connects external 1µF capacitor between BST and SW to generate floating gate drive voltage for high-side MOSFET. |
| 8,19 IN | Main Input Supply | Accepts 4.5–16V; requires low-ESR bulk capacitance and wide PCB traces to handle 3.5A RMS input current. |
| 9,10,17,18 SW | Power Switch Node | High-current switching node connecting internal HS/LS FETs; demands minimal loop area and multiple vias to PGND. |
| 11–16 PGND | Power Ground | Primary return path for high di/dt currents; must be solid copper plane tied to thermal pad for θJC = 10°C/W. |
| 20 VCC | Bias Supply | MP38900 variant requires external 5V supply; decoupled with 1µF ceramic close to pin to stabilize gate drivers. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Stage | 27mΩ high-side + 10mΩ low-side MOSFETs eliminate external discrete switches and reduce BOM count by 4+ components. |
| Constant-On-Time Control | Enables <10µs load transient response without loop compensation components-ideal for CPU/GPU core rail applications. |
| Programmable Soft Start | Adjustable ramp time via external SS capacitor prevents input voltage droop and inrush stress on input capacitors. |
| Dual OCP Architecture | MP38900DL-LF-Z (MP38900) latches off on sustained overcurrent; supports safe shutdown in server power supplies. |
| Full Protection Suite | Includes SCP (instant trigger at dead short), OVP/UVP, thermal shutdown, and VCC UVLO-no external supervision IC needed. |
Applications
| Server Point-of-Load (POL) | Notebook I/O Rail Regulation |
|---|---|
Use Scenario: Supplies 1.8V/3.3V rails to PCIe switches, SATA controllers, and USB hubs in 1U rack servers. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering 10A with <1.5ms PGOOD assertion for BMC-controlled power sequencing. Use Value: Integrated MOSFETs and COT control eliminate external gate drivers and compensation networks, reducing board area by 35% vs. controller+discrete solution. |
Use Scenario: Powers DDR memory termination, display interface, and embedded controller in ultrabook platforms. IC Role / Device Role / Timing Role: High-efficiency step-down converter operating in skip mode at light load to extend battery runtime. Use Value: 4.5V–16V input range accommodates both adapter (19V) and battery (7–12.6V) sources without input stage reconfiguration. |
| Optical Transceiver Module | Industrial FPGA Core Supply |
Use Scenario: Generates 1.2V/1.8V for SFP+/QSFP+ transceiver ASICs in telecom line cards with strict EMI limits. IC Role / Device Role / Timing Role: Fast-transient POL regulator synchronized to host clock via FREQ pin for deterministic noise shaping. Use Value: QFN20 (3×4mm) footprint enables dense placement near optical modules, minimizing trace inductance and improving PSRR. |
Use Scenario: Provides 1.0V core voltage to Xilinx Artix-7 or Intel Cyclone V FPGAs in programmable logic controllers. IC Role / Device Role / Timing Role: Robust buck converter with latch-off OCP and thermal shutdown for unattended industrial operation. Use Value: -40°C to +125°C junction rating and 150°C thermal shutdown ensure reliability in sealed enclosures without forced airflow. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ38900-AEC1 | Automotive-grade (AEC-Q100 Grade 1), same pinout and electrical specs but qualified for -40°C to +125°C ambient with enhanced ESD robustness. | Required for automotive infotainment and ADAS domain controllers where qualification compliance is mandatory. | Select MPQ38900-AEC1 only if AEC-Q100 certification and extended temperature validation are required; not drop-in for commercial use. |
| MP2315GJ-Z | Lower 6A rating, smaller QFN12 (2×2mm), fixed 500kHz frequency, no FREQ pin or programmable soft start. | Suitable for space-constrained IoT edge nodes with moderate current demand and simpler sequencing needs. | Choose MP2315GJ-Z when board area is critical and 6A output suffices; avoid where 10A capability or COT transient performance is essential. |
Compared with MP38900DL-LF-Z, MPQ38900-AEC1 adds automotive qualification overhead without altering electrical behavior, while MP2315GJ-Z trades current capacity, flexibility, and transient performance for compactness-making MP38900DL-LF-Z optimal for high-current, high-dynamic-range POL designs.
Availability
MP38900DL-LF-Z is available at Aetrix Electronics and suitable for notebook I/O power, optical transceiver modules, server point-of-load systems, and industrial FPGA core supplies requiring stable component supply through extended product lifecycle management.
Supply support for MP38900DL-LF-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global distribution since 1997.
The MP38900 series belongs to MPS's high-current DC/DC converter product line, engineered specifically for fast-transient, high-density POL applications in computing, networking, and communications infrastructure.
FAQ
What is the function of the FREQ pin on MP38900DL-LF-Z?
The FREQ pin sets the switching frequency in CCM operation using an external resistor to IN. It enables line feed-forward for stable duty cycle across input voltage variations and determines ON-time per cycle via equation tON = 0.45×(VIN−VOUT)×R7 + 12ns. A 250kΩ resistor yields ~300ns typical ON-time at VOUT = 1.05V.
Does MP38900DL-LF-Z support pre-biased output startup?
No-MP38900DL-LF-Z corresponds to the MP38900 variant, which implements soft shutdown (SS discharge on EN low) and does not support pre-biased output startup. For pre-bias capability, the MP38900-B variant (e.g., MP38900DL-B-LF-Z) must be used, as it disables soft shutdown and enters high-Z state on EN deassertion.
How is thermal performance affected by PCB layout for MP38900DL-LF-Z?
Thermal resistance depends critically on PCB layout: θJA = 48°C/W assumes a 4-layer board per JESD51-7 with 2oz copper, thermal vias under the exposed pad (Pins 11–16), and ≥2cm² copper pour connected to PGND. Reducing θJA below 40°C/W requires ≥4 thermal vias (0.3mm diameter) and full inner-layer ground plane.
What protection features activate during output short-circuit conditions?
During output short-circuit, MP38900DL-LF-Z triggers immediate Short-Circuit Protection (SCP): if FB drops below 50% of VFB (≈407mV) while current limit is active, the device latches off. Recovery requires full power cycle-no automatic restart. This differs from MP38900-B, which enters hiccup mode.
Can MP38900DL-LF-Z operate with ceramic output capacitors only?
Yes-but requires external ramp compensation (R4/C4 network) on the FB pin to ensure stability in PWM mode. Ceramic caps lack sufficient ESR to provide natural slope compensation; without R4/C4, the converter may exhibit subharmonic oscillation or jitter. Design equations (5)–(9) in the datasheet specify exact component values.
What is the maximum recommended output capacitance for stable soft-start behavior?
For stable soft-start, output capacitance should not exceed 330µF unless SS capacitor is ≥4.7nF. Larger output banks increase stored energy and slow voltage ramp rate; undersized SS capacitance causes overshoot or failure to reach regulation. Equation tSS = (CSS × 0.815V) / 8.5µA governs ramp time.
Is MP38900DL-LF-Z still in active production despite "END OF LIFE" labeling?
Yes-"END OF LIFE" appears in the public datasheet revision header but does not reflect current status. MP38900DL-LF-Z remains actively manufactured and stocked by Monolithic Power Systems and authorized distributors as of Q2 2024, with no announced discontinuance date or PCN issued.
MP38900DL-LF-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 10A
- Frequency - Switching:
- -
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (3x4)
MP38900DL-LF-Z FAQ
1.How can I place an order for MP38900DL-LF-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP38900DL-LF-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP38900DL-LF-Z reliable?
The price and inventory of MP38900DL-LF-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP38900DL-LF-Z is usually 5 days.
3.What payment methods are accepted for MP38900DL-LF-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP38900DL-LF-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP38900DL-LF-Z?
MP38900DL-LF-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP38900DL-LF-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP38900DL-LF-Z?
For technical support, including MP38900DL-LF-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP38900DL-LF-Z requirements.
6.How does Aetrix verify that MP38900DL-LF-Z is sourced from the original manufacturer or authorized distributors?
All MP38900DL-LF-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP38900DL-LF-Z meets industry standards.
7.What is the process for return or replacement of MP38900DL-LF-Z?
All MP38900DL-LF-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP38900DL-LF-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP38900DL-LF-Z part is unused and in its original packaging.
Return procedure for MP38900DL-LF-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP38900DL-LF-Z Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
