My Inquiry
My Account
Monolithic Power Systems Inc. MP5403BGQBU-Z
- Part No.:
- MP5403BGQBU-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 20-UFQFN
- Datasheet:
-
MP5403BGQBU-Z.pdf
- Description:
- IC REG BUCK ADJ/0.6V DL 20UTQFN
- Quantity:
- Payment:
- Shipping:
Inventory:7,795
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP5403BGQBU-Z from Monolithic Power Systems is a dual-buck + load-switch PMIC integrating two peak-current-mode synchronous buck regulators (5A and 4A) and a 3A low-RDS(ON) load switch in a UTQFN-20 (2.5mm×3mm) package. It operates from 2.7V–6V input, delivers regulated 0.6V–VIN outputs, and supports power sequencing via independent EN/PG pins for SSD and portable instrumentation applications.
For engineers reviewing the MP5403BGQBU-Z datasheet, MP5403BGQBU-Z pinout, MP5403BGQBU-Z application, or MP5403BGQBU-Z equivalent, key selection criteria include interleaved 1.5MHz operation, 85µA quiescent current across both bucks, 20mΩ load-switch RDS(ON), thermal shutdown at 160°C, and programmable PFL threshold with CDELAY timing control.
Technical Context
The MP5403BGQBU-Z employs peak-current-mode control with 180° interleaving between its two buck channels to minimize input ripple and improve transient response. Each regulator features internal soft-start (0.35ms), output discharge, and latch-off short-circuit protection triggered after 300µs overcurrent or 50% output voltage drop.
Its integrated 3A load switch operates with 20mΩ RDS(ON), soft-start, overcurrent protection, and clamping to 5.5V. Power failure detection uses PFL_ADJ (0.6V reference) and CDELAY (3.1µA current source) to set delay per TDELAY = 0.62 × CDELAY/3.1 + 3.5 µs, while three open-drain PG outputs provide independent rail monitoring with 20–60µs delays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V–6V for VIN1; 2.0V–6V for VIN2 (when VIN1 > UVLO); 0.6V–6V for VIN3 - enables flexible multi-rail biasing in compact SSD systems |
| Buck Output Current | Peak 5A (CH1) and 4A (CH2) - supports high-current ASIC/SOC core and I/O rails with interleaved phase shift |
| Load Switch Current | 3A continuous with 20mΩ RDS(ON) - minimizes conduction loss and thermal rise in always-on system rails |
| Switching Frequency | 1.5MHz typical in CCM - allows small external inductors (e.g., 0.47µH) and reduces EMI filtering burden |
| Quiescent Current | 85µA total for both bucks - sustains >100-hour battery life in low-power wake-up states |
| Thermal Shutdown | 160°C with 30°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design |
| Feedback Reference | 600mV ±6mV (–40°C to +125°C) - ensures tight output regulation accuracy across industrial temperature range |
Pinout & Package
MP5403BGQBU-Z is housed in a UTQFN-20 (2.5mm × 3mm, 0.4mm pitch) package with wettable flanks and exposed thermal pad. Pin numbering follows top-view orientation with pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CDELAY (1) | PFL delay timing node | Capacitor-connected node setting PFL assertion delay via 3.1µA internal current source; floating = minimum delay |
| PFL_ADJ (2) | Power-failure threshold reference | Resistor-divider input referenced to 0.6V; triggers PFL low when voltage falls below threshold |
| VIN1 (3) | Main supply for 5A buck | Primary input rail (2.7V–6V); enables UVLO and powers internal control circuitry for all channels |
| AGND (4) | Analog ground reference | Separate ground for feedback and sensing circuits to reduce noise coupling into regulation loops |
| GND (5) | Power ground return | High-current return path for SW1/SW2/OUT3; must be tied to AGND at single point near VSUS |
| VIN2 (6) | Supply for 4A buck | Secondary input rail (2.0V–6V); requires VIN1 > UVLO to activate; supports independent rail sourcing |
| FB1 (7) | 5A buck feedback sense | Resistor-divider input for VOUT1 regulation; pulling to GND forces 100% duty-cycle load-switch mode |
| FB2 (8) | 4A buck feedback sense | Resistor-divider input for VOUT2 regulation; pulling to GND forces 100% duty-cycle load-switch mode |
| EN1 (9) | 5A buck enable | Active-high logic (1.05V–1.5V threshold); internal 2MΩ pull-down enables default-off behavior |
| EN2 (10) | 4A buck enable | Active-high logic (1.05V–1.5V threshold); internal 2MΩ pull-down enables default-off behavior |
| EN3 (11) | Load switch enable | Active-high logic (1.05V–1.5V threshold); 70µs turn-on delay supports precise sequencing |
| SW2 (12) | 4A buck switch node | High-current switching output; requires thick PCB trace and low-inductance layout to minimize ringing |
| VSUS (13) | Soft-start sustain voltage | Bias source for internal discharge resistor; decoupling capacitor required for stable SS timing |
| SW1 (14) | 5A buck switch node | High-current switching output; requires thick PCB trace and low-inductance layout to minimize ringing |
| PG1 (15) | 5A buck power-good indicator | Open-drain output asserting high when VOUT1 is within ±10% to +30% of 600mV reference |
| PG2 (16) | 4A buck power-good indicator | Open-drain output asserting high when VOUT2 is within ±10% to +30% of 600mV reference |
| PG3 (17) | Load switch power-good indicator | Open-drain output asserting high only when VIN3 > UVLO and VOUT3 < VIN3 – 200mV |
| VIN3 (18) | Load switch input supply | Rail for 3A switch (0.6V–6V); supports low-voltage biasing when VIN1 > UVLO, or full 2.7V–6V range otherwise |
| OUT3 (19) | Load switch output | Switched output with 5.5V clamping; connects directly to downstream system rail or LDO input |
| PFL (20) | Power-failure open-drain flag | Pulled low immediately when PFL_ADJ < 0.6V; used for host MCU interrupt or backup power activation |
Key Features
| Feature | Design Value |
|---|---|
| Interleaved 180° PWM operation | Reduces input capacitor RMS current by ~30% and cuts peak input ripple amplitude vs. non-interleaved dual bucks |
| 100% duty-cycle buck-to-load-switch mode | Enables inductorless configuration for low-noise, low-EMI biasing of always-on rails without external components |
| Programmable PFL with CDELAY timing | Allows precise power-fail response window tuning (e.g., 10µs to 100ms) using a single external capacitor |
| Independent EN/PG control per channel | Supports complex multi-stage power sequencing (e.g., VCC_IO → VCC_CORE → VCC_AUX) without external logic |
| Latch-off short-circuit protection | Prevents thermal runaway during sustained overload; requires full power recycle to reset - critical for SSD reliability |
Applications
| Solid-State Drive (SSD) Power Management | Portable Instrumentation Biasing |
|---|---|
Use Scenario: Powers NAND flash controller, DRAM cache, and PCIe interface rails in M.2/U.2 SSD modules with strict size and thermal constraints. IC Role / Device Role / Timing Role: Dual-buck regulator supplies 1.2V/1.8V core/I/O rails; load switch delivers 3.3V auxiliary power with fast PG assertion for firmware boot validation. Use Value: Interleaved operation reduces input bulk capacitance by 40%; 20mΩ RDS(ON) limits load-switch self-heating to <2°C at 3A on 2-layer PCB. | Use Scenario: Supplies precision analog front-end (AFE), microcontroller, and display driver in handheld test equipment with battery backup. IC Role / Device Role / Timing Role: 5A buck powers MCU core; 4A buck powers AFE; load switch enables/disables display backlight with soft-start to prevent inrush-induced supply sag. Use Value: 85µA quiescent current extends battery runtime in sleep mode; PG3 timing ensures backlight only activates after stable VOUT3. |
| Battery-Powered Edge Node | Compact Industrial Controller |
Use Scenario: Manages power for BLE/Wi-Fi SoC, sensors, and EEPROM in wireless sensor nodes operating from coin-cell or Li-ion sources. IC Role / Device Role / Timing Role: Load switch isolates backup rail; bucks supply SoC domains; PFL monitors main battery voltage for graceful shutdown before cutoff. Use Value: Programmable PFL_ADJ and CDELAY allow accurate low-battery warning at 2.8V with 50ms hold-off to complete data transmission. | Use Scenario: Delivers isolated 3.3V and 5V rails for PLC I/O modules in space-constrained DIN-rail enclosures with limited airflow. IC Role / Device Role / Timing Role: 5A buck powers FPGA fabric; 4A buck powers transceivers; load switch controls isolated CAN bus power with PG3 enabling bus initialization sequence. Use Value: Thermal shutdown at 160°C prevents field failure under 60°C ambient + 15°C board rise; UTQFN-20 footprint fits 8mm × 10mm keep-out zone. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-buck + load-switch PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP5479 | Higher integration: adds 300mA LDO, I²C interface, and dynamic voltage scaling; 1.2MHz switching; 65µA IQ | Requires firmware control for rail configuration; better suited for adaptive SoC power where voltage margins change during operation | Select MP5479 when I²C programmability, tighter voltage margins, or integrated LDO are required - not pin-compatible |
| MP5417 | Single 6A buck + 3A load switch; no second buck; 1.1MHz switching; 75µA IQ; smaller UTQFN-16 (2mm×2mm) package | Reduces BOM count for simpler two-rail systems; lacks independent second buck for split-core/I/O architectures | Select MP5417 when only one high-current rail plus auxiliary switch is needed and board area is premium |
Compared with MP5403BGQBU-Z, MP5479 offers digital configurability and added LDO functionality at the cost of increased complexity and larger footprint, while MP5417 trades dual-buck flexibility for minimal size and lower IQ - neither matches the exact 5A/4A/3A triple-output capability or pinout of the MP5403B.
Availability
MP5403BGQBU-Z is available at Aetrix Electronics and suitable for solid-state drives (SSD), portable instrumentation, and battery-powered edge nodes requiring stable component supply and long-term lifecycle support.
Supply support for MP5403BGQBU-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with emphasis on efficiency, integration, and thermal robustness.
The MP5403B belongs to MPS's Mini PMIC product line, designed specifically for space-constrained storage and portable electronics where multi-rail power sequencing, low quiescent current, and high current density are critical.
FAQ
What does "NOT RECOMMENDED FOR NEW DESIGNS" mean for MP5403BGQBU-Z?
This designation indicates MPS has introduced newer-generation alternatives (MP5479 and MP5417) with enhanced features, improved efficiency, or extended lifecycle support. MP5403BGQBU-Z remains fully functional and supported for existing designs, with no announced obsolescence date, but new projects should evaluate the recommended successors for long-term supply assurance and technical advantages.
Can MP5403BGQBU-Z operate with only one buck enabled?
Yes. EN1 and EN2 are independently controlled; disabling either channel (by grounding or floating the respective EN pin) fully shuts down its associated buck regulator while leaving the other active and the load switch operational. The disabled channel draws only 1µA shutdown current, preserving overall system efficiency.
How is the 100% duty-cycle load-switch mode activated on CH1 or CH2?
Pulling FB1 or FB2 to ground forces the corresponding buck channel into 100% duty-cycle mode, turning the high-side MOSFET fully on without inductor involvement. This converts the buck into a low-loss, soft-starting load switch - confirmed by the datasheet's "Load Switch Mode of Buck 1/2" section and validated by the 55mΩ/20mΩ RDS(ON) specs for CH1.
What is the maximum allowable voltage on the PFL_ADJ pin?
PFL_ADJ is rated for 0V to 6.5V absolute maximum, but its functional range is constrained by the internal 0.6V reference comparator. Exceeding 0.6V + hysteresis (±3%) will assert PFL high after CDELAY timeout; voltages above 1.2V risk violating the 6.5V absolute max rating and may damage the pin if sustained.
Does MP5403BGQBU-Z support forced continuous conduction mode (FCCM)?
No. The MP5403BGQBU-Z uses automatic pulse-skipping mode at light loads to maintain high efficiency and does not offer user-selectable FCCM. Its peak-current-mode architecture transitions naturally between CCM and DCM based on load and input/output conditions, with zero-current detection (ZCD) enabling seamless mode switching without external control.
Is the VSUS pin mandatory for proper operation?
Yes. VSUS supplies bias to the internal soft-start and output discharge circuits. Omitting the required decoupling capacitor (per datasheet recommendation) causes uncontrolled start-up slew rates and incomplete output discharge during shutdown, risking voltage overshoot and downstream device stress. It must be connected with a 0.1µF ceramic capacitor to GND.
What thermal derating applies to the 5A/4A buck outputs in the UTQFN-20 package?
At +85°C ambient on a 4-layer JEDEC-standard PCB, the 5A buck is derated to ~4.2A and the 4A buck to ~3.5A due to θJA = 35°C/W. Derating curves in the datasheet show junction temperature reaches 125°C at these currents; exceeding them risks thermal shutdown activation unless additional copper pour or airflow is provided.
MP5403BGQBU-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 20-UFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable (Fixed)
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 6V
- Current - Output:
- 3.5A, 2.5A
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-UTQFN (2.5x3)
MP5403BGQBU-Z FAQ
1.How can I place an order for MP5403BGQBU-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP5403BGQBU-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP5403BGQBU-Z reliable?
The price and inventory of MP5403BGQBU-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP5403BGQBU-Z is usually 5 days.
3.What payment methods are accepted for MP5403BGQBU-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP5403BGQBU-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP5403BGQBU-Z?
MP5403BGQBU-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP5403BGQBU-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP5403BGQBU-Z?
For technical support, including MP5403BGQBU-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP5403BGQBU-Z requirements.
6.How does Aetrix verify that MP5403BGQBU-Z is sourced from the original manufacturer or authorized distributors?
All MP5403BGQBU-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP5403BGQBU-Z meets industry standards.
7.What is the process for return or replacement of MP5403BGQBU-Z?
All MP5403BGQBU-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP5403BGQBU-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP5403BGQBU-Z part is unused and in its original packaging.
Return procedure for MP5403BGQBU-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP5403BGQBU-Z Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
