Monolithic Power Systems Inc. MP5418AGQG-P
- Part No.:
- MP5418AGQG-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFQFN
- Datasheet:
-
MP5418AGQG-P.pdf
- Description:
- NEGATIVE CHARGE PUMP ANDADJUSTAB
- Quantity:
- Payment:

- Shipping:

Inventory:3,952
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP5418AGQG-P from Monolithic Power Systems is a monolithic negative charge pump IC with integrated adjustable negative linear regulator, delivering dual outputs: unregulated -1×VIN and regulated VOUT2 = -1×VCTL. It operates from 2.3V to 5V input, supports up to 200mA total output current (combined IOUT1 + IOUT2), achieves <1mV VOUT2 ripple at 60mA, and integrates soft-start (5V/ms slew rate) and over-temperature shutdown (160°C). It is used in optical module biasing where precise, low-noise negative rail generation is required.
For engineers reviewing the MP5418AGQG-P datasheet, MP5418AGQG-P pinout, MP5418AGQG-P application, or MP5418AGQG-P equivalent, key selection criteria include its dual-output architecture (charge pump + analog-controlled LDO), QFN-10 package footprint constraints, CTL-based voltage programming interface, absence of inductor requirement, and thermal shutdown hysteresis (30°C).
Technical Context
The MP5418AGQG-P implements a fixed-frequency (455kHz typ.) switched-capacitor charge pump to generate VOUT1 = –VIN without magnetic components, while its negative linear regulator uses internal feedback to force VOUT2 = –VCTL with ±1% accuracy at 25°C. The CTL pin accepts an analog voltage (0–VIN) to set the regulated output continuously between 0V and –VIN.
It features dual protection: cycle-by-cycle charge pump current limiting (1A peak) and thermal shutdown with 30°C hysteresis, plus EN-controlled enable/disable with internal 1MΩ pull-down. Output discharge resistors (RDIS1 = 170–310Ω, RDIS2 = 80–146Ω) ensure safe rail collapse during disable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.3V to 5V - Supports single-cell Li-ion, USB, and 3.3V/5V logic rails without external regulation. |
| VOUT1 Output | –1×VIN (e.g., –3.3V from 3.3V IN) - Unregulated charge pump output; requires 4.7µF ceramic capacitor for stability. |
| VOUT2 Output | 0V to –VIN, set by CTL voltage - Regulated negative rail with ±1% accuracy at 10mA load enables precision DAC interfacing. |
| Max Total Output Current | 200mA combined (IOUT1 + IOUT2) - Limits total power delivery; higher loads require larger fly/output capacitors. |
| Charge Pump Frequency | 455kHz typical - Fixed switching frequency enables predictable EMI filtering and minimizes capacitor size. |
| Output Ripple (VOUT2) | 1mV pk-pk at 60mA - Ultra-low noise critical for RF amplifier bias and sensor reference supplies. |
| Thermal Shutdown | 160°C with 30°C hysteresis - Protects die during sustained overload; automatic recovery after cooldown. |
Pinout & Package
MP5418AGQG-P is housed in an ultra-low-profile QFN-10 package (1.4mm × 1.8mm, 0.5mm pitch), optimized for space-constrained portable and optical modules. Exposed thermal pad enhances thermal dissipation (θJC = 30°C/W per JESD51-7).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 6 | GND | Power ground return for both charge pump and regulator; pins must be connected to low-impedance PCB ground plane. |
| 2 | EN | Active-high enable with 1.2V logic threshold; internal 1MΩ pull-down ensures default disable state. |
| 3 | CTL | Analog control input - VOUT2 = –VCTL; directly interfaces with DAC outputs for programmable negative rail setting. |
| 4 | TM | Factory test mode pin - must be floated or tied to GND; not for system use. |
| 5 | VOUT2 | Regulated negative output - requires 4.7µF ceramic decoupling capacitor close to pin for PSRR and transient response. |
| 7 | VOUT1 | Unregulated charge pump output - provides –VIN; needs 4.7µF ceramic capacitor to minimize ripple and support load current. |
| 8 | CN | Fly capacitor negative terminal - forms charge transfer path with CP; must use same 4.7µF X5R/X7R capacitor as CIN/COUT1. |
| 9 | CP | Fly capacitor positive terminal - switches with CN to pump charge; high dv/dt node requiring short, low-inductance routing. |
| 10 | IN1 | Main supply input - 2.3–5V range; requires 4.7µF ceramic input capacitor adjacent to pin to suppress input transients. |
Key Features
| Feature | Design Value |
|---|---|
| No-inductor negative voltage generation | Eliminates magnetic component cost, size, and EMI concerns - ideal for compact optical transceivers and RF front-ends. |
| CTL-based analog voltage programming | Enables continuous VOUT2 tuning from 0V to –VIN using standard DACs, avoiding digital interface overhead or EEPROM configuration. |
| Integrated soft-start (5V/ms) | Prevents inrush current into output capacitors, avoiding input rail droop and system-level brownouts during power-up. |
| Dual output discharge on disable | Internal RDIS1 (170–310Ω) and RDIS2 (80–146Ω) safely bleed VOUT1/VOUT2 to GND when EN is low - critical for sequencing compliance. |
| High PSRR (60dB @100Hz) | Maintains clean VOUT2 under noisy input conditions - essential for powering low-noise RF amplifiers and precision sensors. |
Applications
| Optical Transceiver Bias Supply | RF Power Amplifier Negative Rail |
|---|---|
|
Use Scenario: Providing stable, low-noise negative bias to laser diode drivers and TIA circuits in SFP+/QSFP modules. IC Role / Device Role / Timing Role: Dual-output voltage generator - VOUT1 powers charge-pump-dependent circuitry; VOUT2 supplies precision-biased analog front-end stages. Use Value: 1mV VOUT2 ripple and ±1% accuracy ensure minimal laser wavelength drift and receive sensitivity degradation. |
Use Scenario: Generating clean –2.5V or –3.3V bias for GaAs pHEMT or SiGe HBT RF power amplifiers in 5G small cells. IC Role / Device Role / Timing Role: Negative rail generator with fast load transient response - VOUT2 maintains regulation during PA burst-mode operation. Use Value: 60mA capability with <90mV dropout enables efficient biasing across temperature; no inductor avoids RF coupling issues. |
| Portable Sensor Signal Conditioning | Industrial Analog Input Module |
|
Use Scenario: Powering rail-to-rail op-amps and ADC reference buffers in handheld gas analyzers or medical biosensors. IC Role / Device Role / Timing Role: Programmable negative supply - CTL pin accepts microcontroller DAC output to adapt VOUT2 to varying sensor full-scale ranges. Use Value: Adjustable VOUT2 eliminates need for multiple fixed-voltage regulators, reducing BOM count and board area in multi-sensor platforms. |
Use Scenario: Delivering isolated negative rails for 24-bit delta-sigma ADCs and precision instrumentation amplifiers in PLC analog input cards. IC Role / Device Role / Timing Role: Low-drift negative regulator - VOUT2 accuracy (±2% over –40°C to +125°C) ensures consistent gain calibration across operating temperature. Use Value: 125°C max junction rating and robust thermal shutdown allow reliable operation in enclosed industrial enclosures without forced air cooling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar negative charge pump + adjustable regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1674AETE+T | Single-output (only charge pump); no integrated negative LDO; requires external resistor divider for VOUT adjustment. | Lacks CTL-programmable regulation - unsuitable for dynamically adjustable bias rails; limited to fixed-negative applications. | Select only if design requires only unregulated –VIN and space allows external feedback components. |
| LT3467EDD#TRPBF | Includes integrated Schottky diodes; higher quiescent current (1.2mA vs. 0.96mA typ.); no CTL pin - VOUT2 set by external resistors. | Fixed-output configuration increases component count and reduces flexibility; less suitable for DAC-driven systems. | Choose when higher output current (250mA) is needed and programmability is not required. |
Compared with MAX1674AETE+T and LT3467EDD#TRPBF, MP5418AGQG-P uniquely combines charge pump and analog-programmable negative LDO in one QFN-10 package, enabling compact, flexible bias solutions without external resistors or DAC interface complexity.
Availability
MP5418AGQG-P is available at Aetrix Electronics and suitable for optical transceivers, RF power amplifier biasing, and portable sensor signal conditioning requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for MP5418AGQG-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance power management ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP5418A belongs to MPS's high-efficiency, ultra-compact DC/DC converter product line, engineered specifically for space- and noise-sensitive applications including optical communications, RF infrastructure, and portable instrumentation.
FAQ
What is the function of the TM pin on MP5418AGQG-P?
The TM (Test Mode) pin is reserved for factory testing only. It must be left floating or connected to GND in end-user applications. Connecting TM to any other pin may cause malfunction or damage. No user-accessible functionality is assigned to this terminal.
Can MP5418AGQG-P generate a positive output voltage?
No. MP5418AGQG-P is designed exclusively for negative voltage generation: VOUT1 is always –VIN, and VOUT2 is always between 0V and –VIN. It does not support positive output configurations or buck/boost topologies.
How does the CTL pin determine VOUT2 voltage?
VOUT2 is regulated to exactly –VCTL. For example, applying 1.2V to CTL yields VOUT2 = –1.2V. The CTL pin draws negligible current (<100nA), allowing direct connection to DAC outputs without loading error.
What is the minimum capacitor value required for stable operation?
Four 4.7µF X5R/X7R ceramic capacitors are required: one each for CIN, CFLY, COUT1, and COUT2. Using smaller values degrades load capability, increases ripple, and may cause instability - especially below 2.2µF.
Does MP5418AGQG-P support synchronization to an external clock?
No. The charge pump operates at a fixed internal oscillator frequency (455kHz typ.). There is no external sync input or frequency adjustment capability - timing is fully autonomous and not user-controllable.
What happens to VOUT1 and VOUT2 when EN is pulled low?
When EN is low, both outputs discharge via internal resistors: VOUT1 through RDIS1 (170–310Ω) and VOUT2 through RDIS2 (80–146Ω). This ensures controlled rail collapse within milliseconds, supporting safe power sequencing requirements.
Is MP5418AGQG-P qualified for automotive applications?
No. MP5418AGQG-P is specified for industrial temperature range (–40°C to +125°C) but is not AEC-Q200 qualified. It lacks automotive-specific reliability testing, qualification documentation, and PPAP support.
MP5418AGQG-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- MP
- Package/Case:
- 10-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Charge Pump (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 455kHz
- Voltage/Current - Output 1:
- -2.3V ~ -5V, 200mA
- Voltage/Current - Output 2:
- 0V ~ -5V, 200mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.3V ~ 5V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-QFN (1.4x1.8)
MP5418AGQG-P FAQ
1.How can I place an order for MP5418AGQG-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP5418AGQG-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP5418AGQG-P reliable?
The price and inventory of MP5418AGQG-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP5418AGQG-P is usually 5 days.
3.What payment methods are accepted for MP5418AGQG-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP5418AGQG-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP5418AGQG-P?
MP5418AGQG-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP5418AGQG-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP5418AGQG-P?
For technical support, including MP5418AGQG-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP5418AGQG-P requirements.
6.How does Aetrix verify that MP5418AGQG-P is sourced from the original manufacturer or authorized distributors?
All MP5418AGQG-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP5418AGQG-P meets industry standards.
7.What is the process for return or replacement of MP5418AGQG-P?
All MP5418AGQG-P units undergo pre-shipment inspection (PSI). If there is an issue with MP5418AGQG-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP5418AGQG-P part is unused and in its original packaging.
Return procedure for MP5418AGQG-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP5418AGQG-P Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
