Monolithic Power Systems Inc. MP5418GQG-Z
- Part No.:
- MP5418GQG-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFQFN
- Datasheet:
-
MP5418GQG-Z.pdf
- Description:
- 200MA, 2.3-5V, NEGATIVE CHARGE P
- Quantity:
- Payment:

- Shipping:

Inventory:2,370
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP5418GQG-Z from Monolithic Power Systems is a monolithic negative charge pump IC with integrated adjustable negative linear regulator, delivering dual outputs: unregulated −1×VIN (VOUT1) and regulated VOUT2 = −1×CTL voltage (0 V to −VIN). It operates from 2.3 V to 5 V input, supports up to 200 mA total output current, achieves 220 μA quiescent current, and uses only four 4.7 μF ceramic capacitors. It is deployed in optical modules for biasing APDs and TEC drivers.
For engineers reviewing the MP5418GQG-Z datasheet, MP5418GQG-Z pinout, MP5418GQG-Z application, or MP5418GQG-Z equivalent, key selection criteria include its dual-output architecture (charge pump + adjustable negative LDO), ultra-low IQ, soft-start slew rate (5 V/ms), dropout voltage (20–90 mV at 60 mA), and QFN-10 (1.4 mm × 1.8 mm) package thermal performance (θJA = 85 °C/W).
Technical Context
The MP5418 integrates a switched-capacitor charge pump with auto-adjusting oscillator frequency (30–550 kHz) that scales with load and VIN–VOUT1 gap to minimize ripple under heavy load. Its negative linear regulator uses internal feedback to precisely track −1×CTL voltage, enabling direct DAC interfacing without external resistors.
It features dual protection: foldback current limiting (1 A peak charge pump current) and thermal shutdown (160 °C with 30 °C hysteresis), plus EN-controlled power sequencing with 135–285 μs turn-on delay and automatic output discharge (RDIS1 = 170–310 Ω, RDIS2 = 80–146 Ω) during disable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.3 V to 5 V - Enables direct use with single-cell Li-ion (3.0–4.2 V) or USB-powered systems without pre-regulation. |
| VOUT1 Output | −1×VIN (e.g., −3.3 V @ VIN = 3.3 V) - Unregulated charge pump output suitable for high-noise-tolerant analog rails. |
| VOUT2 Output | Adjustable from 0 V to −VIN via CTL pin - Linear regulator output tracks −1×CTL voltage with ±1% accuracy (room temp, 10 mA load). |
| Quiescent Current | 220 μA (typ.) - Enables battery-powered portable instrumentation with multi-week standby life. |
| Output Ripple | VOUT1: 50 mV pk-pk @ 60 mA; VOUT2: 1 mV pk-pk @ 60 mA - Low noise critical for RF amplifier bias and precision sensor supplies. |
| Dropout Voltage | 20–80 mV @ 60 mA (VIN = 3.3 V) - Ensures stable regulation even as input voltage sags near UVLO threshold. |
| PSRR | 60 dB @ 100 Hz, 40 dB @ 300 kHz - High low-frequency rejection suppresses charge pump switching artifacts on VOUT2. |
Pinout & Package
MP5418GQG-Z is housed in an ultra-low-profile QFN-10 package (1.4 mm × 1.8 mm, 0.5 mm pitch) with exposed thermal pad for enhanced thermal dissipation (θJC = 45 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 6 GND | Power ground | Dual ground pins reduce ground impedance and improve PSRR; must be connected to low-impedance PCB ground plane. |
| 2 EN | Enable control | Active-high logic input (VIH = 1.2 V min); internal 1 MΩ pull-down enables default-disable behavior. |
| 3 CTL | Analog voltage reference | Directly sets VOUT2 = −1×VCTL; accepts DC or DAC output; high-impedance input (IIN < 100 nA). |
| 4 N/C | No-connect | Internally unused; recommended to connect to GND for mechanical stability and EMI reduction. |
| 5 VOUT2 | Negative linear regulator output | Low-noise regulated rail; requires ≥4.7 μF X5R/X7R ceramic decoupling capacitor close to pin. |
| 7 VOUT1 | Negative charge pump output | Unregulated −VIN rail; requires ≥4.7 μF ceramic capacitor; feeds VOUT2 regulator input. |
| 8 CN | Fly capacitor negative terminal | Connects to negative side of flying capacitor (CFLY); forms charge transfer path with CP. |
| 9 CP | Fly capacitor positive terminal | Switching node driven by internal MOSFETs; requires low-ESR ceramic CFLY placed adjacent to CN and IN. |
| 10 IN | Positive input supply | Accepts 2.3–5 V; requires ≥4.7 μF X5R/X7R input capacitor placed within 2 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Auto power-save mode | Reduces switching frequency under light load to maintain 220 μA IQ, extending battery runtime in portable instruments. |
| Internal soft-start | 5 V/ms slew rate prevents output overshoot and reduces inrush stress on downstream capacitors and loads. |
| Dual output discharge | Integrated MOSFETs discharge both VOUT1 (170–310 Ω) and VOUT2 (80–146 Ω) rails when EN = low, ensuring safe power-down sequencing. |
| Short-circuit protection | Charge pump current limited to 1 A peak; combined with thermal shutdown (160 °C) ensures robust fault tolerance in RF bias applications. |
| High PSRR at low frequencies | 60 dB rejection at 100 Hz suppresses line noise and charge pump ripple, critical for low-noise sensor biasing. |
Applications
| Optical Transceiver Bias | RF Power Amplifier Bias |
|---|---|
|
Use Scenario: Providing precise negative bias voltage to avalanche photodiodes (APDs) and thermoelectric coolers (TECs) in SFP+/QSFP optical modules. IC Role / Device Role / Timing Role: Dual-output power management IC generating stable −3.3 V (VOUT1) for TEC driver and programmable −1.0 V to −2.5 V (VOUT2) for APD bias via DAC-controlled CTL. Use Value: Eliminates need for discrete charge pump + LDO solution; 1 mV pk-pk VOUT2 ripple ensures APD gain stability and low bit-error-rate operation. |
Use Scenario: Supplying clean, adjustable negative gate bias to GaAs pHEMT or GaN HEMT power amplifiers in 5G small-cell base stations. IC Role / Device Role / Timing Role: Negative charge pump + LDO delivers −5 V (VOUT1) for drain supply and fine-tuned −2.8 V (VOUT2) for gate bias, controlled dynamically via baseband processor DAC. Use Value: 60 dB PSRR at 100 Hz rejects switching noise from nearby DC/DC converters, preserving amplifier linearity and ACLR performance. |
| Portable Sensor Signal Chain | Industrial Precision ADC Reference |
|
Use Scenario: Powering low-noise op-amps and MEMS sensors in handheld gas analyzers and medical diagnostic devices. IC Role / Device Role / Timing Role: Generates −3.3 V rail (VOUT1) for analog front-end and −1.25 V reference (VOUT2) for SAR ADC driver stages using precision voltage reference input to CTL. Use Value: 220 μA IQ extends battery life to >100 hours; 1 mV ripple on VOUT2 minimizes ADC code spread and improves ENOB by ≥0.5 bits. |
Use Scenario: Supplying matched negative reference voltage for dual-supply precision ADCs (e.g., ±2.5 V) in industrial data acquisition systems. IC Role / Device Role / Timing Role: Programmable negative LDO (VOUT2) tracks external temperature-compensated reference applied to CTL, while VOUT1 powers associated op-amp buffers. Use Value: ±1% VOUT2 accuracy over temperature ensures reference stability better than 0.01%/°C, meeting Class A DAQ calibration requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar negative charge pump + adjustable regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1759EUA+ | Single-output −1×VIN charge pump only; no integrated adjustable negative LDO; requires external resistor divider for VOUT setting. | Lacks programmable VOUT2; unsuitable where dynamic bias adjustment (e.g., DAC-controlled) is required. | Select only if system needs only unregulated negative rail and space allows external feedback components. |
| LT3265EDD | Higher IQ (600 μA), fixed −3.3 V LDO output (no CTL interface); supports higher output current (250 mA). | Not programmable - cannot replace MP5418GQG-Z in DAC-biased optical modules requiring variable VOUT2. | Choose when fixed −3.3 V bias is sufficient and lower noise (10 μV RMS) outweighs IQ penalty. |
Compared with MAX1759EUA+ and LT3265EDD, MP5418GQG-Z uniquely combines programmable negative LDO control (via CTL), ultra-low IQ (220 μA), and dual-rail integration in a 1.4 mm × 1.8 mm footprint - essential for space-constrained, battery-sensitive optical and RF applications requiring dynamic bias tuning.
Availability
MP5418GQG-Z is available at Aetrix Electronics and suitable for optical transceivers, RF power amplifiers, and portable sensor instrumentation requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MP5418GQG-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and mixed-signal ICs for power management, motion control, and automotive applications.
The MP5418 belongs to MPS's high-efficiency, ultra-compact DC/DC converter product line, designed specifically for space- and power-constrained portable and optical systems requiring dual negative rails with programmable regulation.
FAQ
What is the maximum allowable output current for MP5418GQG-Z?
The MP5418GQG-Z supports up to 200 mA total output current, shared between VOUT1 and VOUT2. At 60 mA load on VOUT2, typical dropout voltage is 20–80 mV depending on input voltage and temperature. The charge pump current limit is 1 A peak, but sustained output is thermally limited by the QFN-10 package's 1.47 W power dissipation rating at +25°C ambient.
How does the CTL pin set VOUT2 voltage?
The CTL pin is a high-impedance analog input that directly defines VOUT2 as −1×VCTL. For example, applying 1.25 V to CTL yields VOUT2 = −1.25 V. The regulator maintains this relationship with ±1% accuracy at room temperature and ±2% over −40°C to +125°C, enabling precise DAC-based bias control without external resistors or feedback networks.
Can MP5418GQG-Z operate with input voltages below 2.3 V?
No. The MP5418GQG-Z has a guaranteed under-voltage lockout (UVLO) rising threshold of 2.2–2.3 V. Operation below 2.3 V is not specified and may result in unstable regulation, erratic charge pump switching, or failure to enable. The device remains disabled until VIN exceeds the UVLO threshold, with 100–260 mV hysteresis to prevent oscillation near the threshold.
What capacitor types are recommended for CIN, CFLY, and COUT?
X5R or X7R ceramic capacitors are mandatory. Recommended values: 4.7 μF for CIN, CFLY, COUT1, and COUT2. Larger COUT2 (up to 10 μF) improves transient response and reduces noise. Avoid Y5V/Z5U dielectrics due to severe capacitance loss over temperature and bias, which compromises regulation stability and ripple performance.
Does MP5418GQG-Z provide reverse current protection?
No. The MP5418GQG-Z lacks integrated reverse current blocking. When VOUT1 or VOUT2 exceeds their respective source potentials (e.g., during hot-swap or backup power scenarios), current can flow backward through internal paths. External Schottky diodes or ideal diode controllers are required in systems demanding reverse polarity or backfeed protection.
How does the auto power-save mode affect switching frequency?
In auto power-save mode, the MP5418GQG-Z reduces charge pump switching frequency under light load to minimize switching losses and maintain low IQ. Frequency drops from up to 550 kHz (full load) to ~30 kHz (near-zero load), dynamically balancing efficiency and ripple. This behavior is intrinsic to the oscillator design and requires no external configuration.
Is the QFN-10 thermal pad electrically connected?
Yes. The exposed thermal pad on the MP5418GQG-Z QFN-10 package is internally connected to GND. It must be soldered to a solid PCB ground plane using ≥4 thermal vias (0.3 mm diameter) to achieve the specified θJA = 85 °C/W and ensure reliable thermal performance at full load.
MP5418GQG-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- MP
- Package/Case:
- 10-VFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Charge Pump (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 30kHz ~ 550kHz
- Voltage/Current - Output 1:
- -2.3V ~ -5V, 200mA
- Voltage/Current - Output 2:
- 0V ~ -5V, 200mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.3V ~ 5V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-QFN (1.4x1.8)
MP5418GQG-Z FAQ
1.How can I place an order for MP5418GQG-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP5418GQG-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP5418GQG-Z reliable?
The price and inventory of MP5418GQG-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP5418GQG-Z is usually 5 days.
3.What payment methods are accepted for MP5418GQG-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP5418GQG-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP5418GQG-Z?
MP5418GQG-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP5418GQG-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP5418GQG-Z?
For technical support, including MP5418GQG-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP5418GQG-Z requirements.
6.How does Aetrix verify that MP5418GQG-Z is sourced from the original manufacturer or authorized distributors?
All MP5418GQG-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP5418GQG-Z meets industry standards.
7.What is the process for return or replacement of MP5418GQG-Z?
All MP5418GQG-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP5418GQG-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP5418GQG-Z part is unused and in its original packaging.
Return procedure for MP5418GQG-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP5418GQG-Z Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
