Monolithic Power Systems Inc. MP62340DH-1-LF-Z
- Part No.:
- MP62340DH-1-LF-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
MP62340DH-1-LF-Z.pdf
- Description:
- IC PWR SWITCH 1:2 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP62340DH-1-LF-Z from Monolithic Power Systems is a dual-channel, current-limited power distribution switch with active-low enable inputs, 85 mΩ RDS(on), 1 A continuous per channel, and integrated output discharge (100 Ω). It operates from 2.7 V to 5.5 V input and delivers precise current limiting (1.1–2.2 A trip range) with thermal shutdown at 140 °C. Used in USB power distribution and hot-swap circuits where fault protection and controlled turn-off are critical.
For engineers reviewing the MP62340DH-1-LF-Z datasheet, MP62340DH-1-LF-Z pinout, MP62340DH-1-LF-Z application, or MP62340DH-1-LF-Z equivalent, key selection criteria include guaranteed current limit accuracy, dual-channel independent control, open-drain FLAG response timing (8 ms deglitch), reverse current blocking, and SOIC8 package compatibility with industrial temperature range (–40 °C to +85 °C).
Technical Context
The MP62340DH-1-LF-Z implements two independent high-side MOSFET switches with matched current-limit circuitry, UVLO (1.95–2.65 V rising edge), and thermal sensing with 20 °C hysteresis. Each channel features dedicated open-drain FLAG outputs that assert after 8 ms deglitch delay upon overcurrent or thermal fault.
Its internal charge pump enables full enhancement of the N-channel MOSFETs across the 2.7–5.5 V input range, while the output discharge path activates only when EN is deasserted or VIN falls below UVLO - not during normal switching transitions. Reverse current blocking is inherent due to MOSFET body diode orientation and gate control logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Current | 1 A per channel - supports sustained load delivery without derating up to +85 °C ambient. |
| Current Limit Range | 1.1–2.2 A - ensures robust short-circuit protection with minimal false triggering under transient surges. |
| RDS(on) | 85 mΩ typical at IOUT = 100 mA - limits conduction loss to ≤85 mV drop at 1 A, reducing thermal stress. |
| Supply Current | 140 μA typical (both channels enabled) - enables low-quiescent-power system standby modes. |
| FLAG Deglitch Time | 4–15 ms - suppresses false fault reporting from brief inrush or noise spikes while retaining fast fault detection. |
| Thermal Shutdown | 140 °C with 20 °C hysteresis - prevents permanent damage by disabling output until junction cools to ~120 °C. |
| Output Discharge Resistance | 100 Ω - discharges 100 μF output cap in <10 ms, preventing floating voltage and backfeed risks. |
Pinout & Package
MP62340DH-1-LF-Z is housed in an 8-pin SOIC package (no exposed pad), compliant with JEDEC MS-012 AA, with 1.27 mm pitch and 3.90–4.00 mm width. Pin 1 is marked with a beveled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GND | Power ground reference | Common return for internal bias, thermal sense, and output discharge path. |
| 2 IN | Main power input | Accepts 2.7–5.5 V supply; feeds both channels and internal regulators/charge pump. |
| 3 EN1* | Active-low enable for Channel 1 | Logic low (≤0.8 V) enables OUT1; high-Z or >2 V disables OUT1 and activates discharge. |
| 4 EN2* | Active-low enable for Channel 2 | Independent control of OUT2; no cross-talk or shared logic with EN1*. |
| 5 FLAG2 | Open-drain fault flag for Channel 2 | Pulls low after 8 ms deglitch on overcurrent/thermal fault; requires external pull-up. |
| 6 OUT2 | Channel 2 switched output | High-side power output with reverse current blocking and discharge path to GND. |
| 7 OUT1 | Channel 1 switched output | Electrically isolated from OUT2; supports independent load sequencing and fault handling. |
| 8 FLAG1 | Open-drain fault flag for Channel 1 | Dedicated flag with identical timing and behavior as FLAG2; enables per-channel diagnostics. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent current-limited switches | Each channel limits to 1.1–2.2 A with separate EN* and FLAG pins - enables asymmetric load management and fault isolation. |
| Integrated output discharge | 100 Ω internal resistor automatically engages on disable - eliminates need for external bleed resistors and prevents backfeed into powered systems. |
| UVLO with hysteresis | 1.95–2.65 V rising threshold + 250 mV hysteresis - prevents erratic switching near minimum input voltage and ensures clean startup. |
| Reverse current blocking | Body diode orientation + gate control blocks current flow from OUT to IN - protects upstream supplies during hot-plug or failure events. |
| No FLAG glitch during power-up | FLAG outputs remain high-Z until valid UVLO and internal regulation settle - avoids spurious system interrupts at POR. |
Applications
| USB Power Distribution | PC Card Hot Swap |
|---|---|
|
Use Scenario: Providing individually controlled 5 V power rails to USB peripherals in embedded hosts or docking stations. IC Role / Device Role / Timing Role: Dual high-side switch managing power sequencing, overcurrent protection, and safe disconnect for Type-A ports. Use Value: Prevents bus collapse during plug-in surge; FLAG signals trigger host firmware logging before thermal shutdown occurs. |
Use Scenario: Enabling safe insertion/removal of PCMCIA or ExpressCard modules in portable computing equipment. IC Role / Device Role / Timing Role: Load switch isolating card power domain from main system rail, with controlled ramp and discharge. Use Value: Eliminates contact arcing and voltage glitches; discharge function clears residual charge before card removal. |
| Notebook PC Power Management | Telecom Line Card Protection |
|
Use Scenario: Distributing 3.3 V or 5 V to discrete subsystems (e.g., WWAN modem, SD card slot, fingerprint sensor) in laptops. IC Role / Device Role / Timing Role: Fault-tolerant power gate with per-rail diagnostics via FLAG outputs and independent enable control. Use Value: Enables OS-level power capping and thermal-aware subsystem shutdown without motherboard redesign. |
Use Scenario: Protecting downstream PHYs and transceivers on telecom line cards from shorted daughterboards or cable faults. IC Role / Device Role / Timing Role: Primary overcurrent barrier between backplane supply and modular interface sections. Use Value: Limits fault energy to <100 mJ per event; thermal hysteresis allows automatic recovery after transient overload. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel current-limited power distribution applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TUSB2036IPW | Single 5 V USB 2.0 hub controller with integrated 100 mA switches - no adjustable current limit, no discharge, no FLAG outputs. | Designed for USB hub topology only; lacks independent channel control and diagnostic capability. | Select only if USB protocol handling is required alongside basic power gating - not a functional replacement. |
| TPS22965DCKR | Dual 1.5 A load switch with 44 mΩ RDS(on), but no output discharge, no FLAG, and only one enable pin for both channels. | Lacks per-channel fault reporting and safe discharge - unsuitable for hot-swap or backfeed-sensitive systems. | Choose when lowest conduction loss is primary concern and diagnostics/discharge are handled externally. |
Compared with TUSB2036IPW and TPS22965DCKR, MP62340DH-1-LF-Z uniquely delivers per-channel current limiting with deglitched FLAG reporting and integrated discharge - enabling autonomous fault containment in space-constrained, multi-rail embedded systems without added discretes.
Availability
MP62340DH-1-LF-Z is available at Aetrix Electronics and suitable for USB power distribution, notebook PC subsystem management, and telecom line card protection requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MP62340DH-1-LF-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan.
The MP62340 product line targets compact, reliable power distribution in portable and embedded systems - emphasizing fault resilience, minimal external components, and seamless integration with host microcontrollers via simple enable/flag interfaces.
FAQ
What is the maximum allowable input voltage for MP62340DH-1-LF-Z?
The absolute maximum input voltage (IN to GND) is +6.0 V. Continuous operation above 5.5 V violates the recommended operating range and may cause premature device failure or parametric shift. The UVLO circuit ensures operation only within 2.7–5.5 V, and exceeding 6.0 V risks permanent damage to internal MOSFETs and gate drivers.
Does MP62340DH-1-LF-Z support simultaneous enable of both channels?
Yes - EN1* and EN2* operate independently; both can be pulled low simultaneously to activate OUT1 and OUT2. No timing skew or interlock is imposed. Each channel maintains its own current limit, thermal monitoring, and FLAG assertion, allowing fully parallel or staggered turn-on based on system requirements.
How does the output discharge function behave during thermal shutdown?
The discharge path remains active during thermal shutdown as long as EN1*/EN2* are low and VIN is above UVLO. Discharge only deactivates when EN is high (disabled state) or VIN drops below UVLO threshold - not during thermal fault events. This ensures output capacitors remain safely discharged even during fault conditions.
Can FLAG1 and FLAG2 be wire-OR'd together?
Yes - both are open-drain outputs with identical electrical specs (ISINK ≥5 mA, VOL ≤0.4 V). A single pull-up resistor suffices for combined fault indication, though per-channel diagnostics are lost. Use separate pull-ups if independent fault identification is required for system-level error logging.
Is MP62340DH-1-LF-Z compatible with 3.3 V logic enable signals?
Yes - EN1* and EN2* accept TTL/CMOS-compatible thresholds: logic low ≤0.8 V and logic high ≥2.0 V. A 3.3 V GPIO asserting low (0 V) or high (3.3 V) meets these specifications directly, with no level-shifting needed. Input leakage is ≤1 μA, minimizing drive burden.
What is the typical turn-off delay when disabling a channel?
Measured from 50% EN signal to 10% output voltage, typical turn-off time (Toff) is 10 ms with CL = 100 μF and RL = 5.5 Ω. This includes MOSFET gate discharge and output capacitor decay through the 100 Ω internal discharge path - critical for timing-critical hot-swap sequences.
Does MP62340DH-1-LF-Z require external capacitors for stability?
A minimum 10 μF ceramic or tantalum capacitor between IN and GND is recommended to suppress input transients and improve short-circuit immunity. Output capacitance is application-dependent; large electrolytic caps (>100 μF) reduce load transient droop but increase turn-off time and discharge energy - sizing must balance performance and safety.
MP62340DH-1-LF-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Switch Type:
- General Purpose
- Number of Outputs:
- 2
- Ratio - Input:Output:
- 1:2
- Output Configuration:
- High Side
- Output Type:
- -
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1A
- Rds On (Typ):
- 85mOhm
- Input Type:
- -
- Features:
- Load Discharge, Status Flag
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Reverse Current, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP-EP
MP62340DH-1-LF-Z FAQ
1.How can I place an order for MP62340DH-1-LF-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP62340DH-1-LF-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP62340DH-1-LF-Z reliable?
The price and inventory of MP62340DH-1-LF-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP62340DH-1-LF-Z is usually 5 days.
3.What payment methods are accepted for MP62340DH-1-LF-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP62340DH-1-LF-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP62340DH-1-LF-Z?
MP62340DH-1-LF-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP62340DH-1-LF-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP62340DH-1-LF-Z?
For technical support, including MP62340DH-1-LF-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP62340DH-1-LF-Z requirements.
6.How does Aetrix verify that MP62340DH-1-LF-Z is sourced from the original manufacturer or authorized distributors?
All MP62340DH-1-LF-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP62340DH-1-LF-Z meets industry standards.
7.What is the process for return or replacement of MP62340DH-1-LF-Z?
All MP62340DH-1-LF-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP62340DH-1-LF-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP62340DH-1-LF-Z part is unused and in its original packaging.
Return procedure for MP62340DH-1-LF-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP62340DH-1-LF-Z Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

