Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Motor Drivers, Controllers

Monolithic Power Systems Inc. MP6537GV-P

Name: MP6537GV-P
Brand: Monolithic Power Systems Inc.
SKU: MP6537GV-P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MP6537GV-P

Manufacturer:: Monolithic Power Systems Inc.

Category:: Motor Drivers, Controllers

Package:: 28-VFQFN Exposed Pad

Datasheet:: MP6537GV-P.pdf

Description:: 100V, THREE-PHASE BLDC MOTOR PRE

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,635

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MP6537GV-P from Monolithic Power Systems is a three-phase BLDC motor pre-driver IC designed to control six N-channel MOSFETs in half-bridge configurations up to 100V bus voltage, featuring integrated current-sense amplifier, programmable over-current protection (OCP) with 0.8–2.4V OCREF range, adjustable dead-time control (560ns–4.5µs), and thermal shutdown at 175°C. It targets compact, high-efficiency motor drives in portable power tools and e-bikes.

For engineers reviewing the MP6537GV-P datasheet, MP6537GV-P pinout, MP6537GV-P application, or MP6537GV-P equivalent, this page delivers verified technical context on bootstrap gate drive architecture, OCP fault recovery timing, sleep-mode current (1µA), and QFN-28 package thermal performance (θJA = 40°C/W).

Technical Context

The MP6537GV-P implements a three-phase, non-overlapping gate driver architecture with independent PWM/enable inputs per phase (PWMA/B/C and ENA/B/C), using bootstrap capacitors for high-side drive and an internal charge pump to sustain BST voltage during extended high-side conduction. It integrates a 20× current-sense amplifier referenced to LSS and outputs CSO for external OCP filtering.

OCP is implemented via real-time V_DS monitoring of low-side FETs, with programmable threshold set by OCREF (0.125–2.4V); fault latching requires nSLEEP or UVLO reset. Dead time is resistor-adjustable (R_DT = 10kΩ–100kΩ) and synchronized across all phases to prevent shoot-through.

Key Specifications

Parameter	Value and Actual Design Meaning
Max Bus Voltage	100V - supports 48V nominal BLDC systems with headroom for inductive kickback and line transients.
Gate Drive Current	0.8A source / 1A sink - sufficient to rapidly charge/discharge high-Qg MOSFETs at 30kHz PWM frequency.
OCP Threshold Range	0.125V–2.4V via OCREF - enables precise stall-current limiting using external sense resistors or R_DS(ON).
Dead Time Adjustment	560ns–4.5µs via R_DT - prevents shoot-through while minimizing conduction loss in high-frequency motor commutation.
Sleep Mode Current	1µA - extends battery life in portable tools during idle periods without disabling MCU control logic.
Thermal Shutdown	175°C with 20°C hysteresis - provides robust overtemperature protection and automatic recovery after cooling.
Bootstrap UVLO	4V (BST–SH) - triggers full power-up sequence if bootstrap voltage collapses, ensuring reliable high-side turn-on.
CSO Output	Current-source output with 1nF min stability cap - delivers amplified LSS voltage (×20) for analog OCP filtering and regulation.

Pinout & Package

MP6537GV-P is housed in a thermally enhanced QFN-28 (4mm × 5mm) package with exposed thermal pad for PCB heat sinking. Pin numbering follows standard top-view layout with GND (Pin 1), VIN (Pin 2), and symmetric three-phase gate drive terminals (A/B/C).

Pin/Terminal	Circuit Role	Design Meaning
GND (1)	Power & signal reference ground	Common return path for all internal circuits and external bootstrap caps; must be low-impedance connection to thermal pad.
VIN (2)	Main power input	Connects directly to motor bus (8–100V); powers internal LDO and supplies bootstrap charging current during LS-FET conduction.
CSO (3)	Current sense output	Amplified (×20) LSS voltage; used for OCP detection and current regulation-requires 1nF capacitor to GND for stability.
LDO (4)	External NPN base drive	Drives external NPN transistor to boost VREG current beyond 5mA for high-frequency/high-Qg MOSFETs.
VREG (5)	Gate driver supply rail	Internal LDO output (12V ±1.2V); can be bypassed with external supply to reduce thermal load on IC.
BSTA–C (6,10,14)	Bootstrap node outputs	Charge pump-supplied rails for high-side gate drivers; each tied to SHx and BSTx capacitor (e.g., 0.1µF ceramic).
SHA–C (7,11,15)	High-side source connections	Connect to phase node between HS/LS FETs; forms bootstrap return path and defines high-side source reference.
GHA–C (8,12,16)	High-side gate drivers	Drive gates of external N-channel HS-FETs; capable of 0.8A source/1A sink into typical gate capacitance.
GLA–C (9,13,17)	Low-side gate drivers	Drive gates of external N-channel LS-FETs; include fast turn-on (4.6µs) and matched pull-down resistance (0.6–4.5Ω).
LSS (18)	Shared low-side sense node	Single-point Kelvin connection for current-sense resistor; referenced to GND for accurate V_SENSE amplification.
PWMA–C (21,20,19)	Phase PWM inputs	CMOS-compatible inputs accepting 3.3V/5V logic; determine duty cycle and commutation timing per phase.
ENA–C (24,23,22)	Phase enable inputs	Enable/disable gate drive per phase independently; low = high-impedance outputs, ignoring corresponding PWM.
nFAULT (25)	Fault indicator output	Open-drain signal pulled low during OCP, OTP, or short-to-ground fault; requires external pull-up resistor.
nSLEEP (26)	Sleep mode control	Active-low input; forces full shutdown (1µA I_Q) and resets internal state-wakeup requires ≥1ms stabilization delay.
OCREF (27)	OCP reference input	Analog voltage setting OCP trip point (0.125–2.4V); determines current limit threshold for all three phases.
DT (28)	Dead-time resistor terminal	Connects to GND via R_DT (10kΩ–100kΩ) to set inter-phase dead time; open = 6µs default, GND = 30ns minimum.

Key Features

Feature	Design Value
Integrated current-sense amplifier	20× gain with LSS-referenced input enables single-shunt, three-phase current measurement without external op-amps.
Programmable over-current protection	OCREF-adjustable threshold (0.125–2.4V) + 2.7µs deglitching allows precise motor stall current limiting and soft-start control.
Adjustable dead-time control	Resistor-programmable (560ns–4.5µs) ensures shoot-through immunity across varying MOSFET switching speeds and layout parasitics.
Charge-pump assisted bootstrap	Maintains BST voltage during 100% duty-cycle high-side operation-critical for field-oriented control (FOC) and regenerative braking.
Low-power sleep mode	1µA quiescent current with full state retention enables rapid wake-up (<2ms) and battery runtime extension in portable applications.
Fault reporting & latching	nFAULT open-drain output signals OCP, OTP, or short-to-ground faults; latched behavior prevents uncontrolled restart until nSLEEP or UVLO reset.

Applications

Power Drills

E-Bikes

Use Scenario: Cordless drill requiring variable speed, torque limiting, and thermal management during burst loads.

IC Role / Device Role / Timing Role: Pre-driver controlling six discrete 60V/100V N-channel MOSFETs in three-phase inverter; manages PWM timing, dead time, and OCP response within 2.7µs.

Use Value: Enables compact, efficient motor control with stall-current limiting (via OCREF) and fast fault shutdown (<100µs) to protect MOSFETs during jamming events.

Use Scenario: Mid-drive e-bike controller operating from 36V–48V battery with regenerative braking capability.

IC Role / Device Role / Timing Role: Three-phase gate driver coordinating commutation of high-current MOSFETs; supports 100% high-side duty cycle via charge pump during regen.

Use Value: Delivers reliable high-voltage gate drive (100V max) with thermal shutdown (175°C) and low sleep current (1µA) for long standby battery life.

Industrial Fans

Robotic Actuators

Use Scenario: High-reliability HVAC fan with closed-loop speed control and over-temperature protection.

IC Role / Device Role / Timing Role: BLDC pre-driver interfacing with MCU PWM outputs; provides fault feedback (nFAULT) and current sensing (CSO) for real-time diagnostics.

Use Value: Integrates current sense and OCP into single IC-eliminates need for external current-sense amplifiers and reduces BOM count by 3+ components.

Use Scenario: Precision robotic joint actuator requiring smooth torque control and stall detection during position holding.

IC Role / Device Role / Timing Role: Motor gate driver implementing current-regulated commutation using OCREF-based OCP and CSO-based feedback loop.

Use Value: Supports accurate current regulation (±5% typical) via programmable OCREF and stable CSO output-enables repeatable torque control without external DAC.

Equivalent & Alternatives

The following parts are listed as comparable options for similar three-phase BLDC pre-driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STSPIN32F0B	Integrated 32-bit ARM Cortex-M0 MCU + gate driver; no external OCREF adjustment; fixed 1.5µs dead time.	Requires firmware development for commutation; lacks analog OCP tuning; better for sensorless FOC but less flexible for analog current limiting.	Select when system-level integration (MCU + driver) reduces board area and cost outweighs need for analog OCP configurability.
DRV8305PWP	50V max bus voltage; integrated current shunt amplifiers with SPI interface; no charge pump-limited to <99% high-side duty cycle.	Lower voltage rating restricts use to 24V/36V systems; digital configuration via SPI adds complexity but improves diagnostic granularity.	Select for 24–36V battery-powered tools where SPI-based diagnostics and smaller footprint justify voltage limitation.

Compared with STSPIN32F0B and DRV8305PWP, MP6537GV-P offers higher 100V bus tolerance, analog-programmable OCP via OCREF, and charge-pump-assisted 100% high-side duty cycle-making it optimal for ruggedized 48V+ portable motor drives requiring deterministic analog protection.

Availability

MP6537GV-P is available at Aetrix Electronics and suitable for power drills, e-bikes, and industrial fans requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.

Supply support for MP6537GV-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan.

The MP6537 belongs to MPS's motor driver product line, engineered specifically for cost-sensitive, thermally constrained three-phase BLDC applications in portable and industrial equipment.

FAQ

What is the maximum allowable voltage on the BSTx pins relative to SHx?

The absolute maximum BSTA/B/C voltage is 120V relative to its corresponding SHA/SHB/SHC pin. This 120V rating enables safe operation with 100V bus voltage plus transient margin, and is validated under transient conditions (2µs pulse). Exceeding this may damage internal bootstrap diodes and charge pump circuitry.

How does the MP6537GV-P handle extended high-side conduction without bootstrap capacitor recharge?

It uses an internal charge pump that actively replenishes BSTx voltage when the low-side FET remains off for >100µs. This maintains gate drive integrity during 100% duty-cycle operation-essential for regenerative braking and field-weakening modes in BLDC control.

Can the CSO pin be used for closed-loop current regulation?

Yes. CSO provides a stable, temperature-compensated 20× amplified version of the LSS voltage. When combined with an external RC filter (≥1nF cap + ≥1kΩ resistor), it delivers a continuous analog current representation usable for analog PI regulators or ADC sampling in torque-control loops.

What happens during an over-current event, and how is recovery managed?

When CSO exceeds 3.5V, all gate outputs disable immediately and nFAULT pulls low. Recovery begins only after CSO decays below 2.9V-determined by external RC time constant. The off-time approximates t_OFF = 0.6 × R(kΩ) × C(nF), enabling predictable current-limiting behavior without software intervention.

Is the nSLEEP pin internally pulled down, and what is the wake-up latency?

Yes-nSLEEP has a 450kΩ internal pulldown resistor. After transitioning high, the device requires ≥1ms for internal biasing and bootstrap capacitor refresh before accepting valid PWM commands. This ensures stable gate drive initialization and avoids partial turn-on of external FETs.

Does MP6537GV-P support both sensored and sensorless BLDC commutation?

Yes-it is agnostic to commutation method. Its six independent gate outputs, PWM/enable inputs, and analog current feedback (CSO) interface seamlessly with either Hall-effect sensors or back-EMF zero-crossing detection circuits implemented externally or in the host MCU.

What thermal derating applies when operating above 25°C ambient?

With θ_JA = 40°C/W on a 4-layer PCB, maximum continuous power dissipation drops linearly: PD_MAX = (150°C − T_A) / 40. At 85°C ambient, max dissipation is 1.625W-requiring careful layout with thermal vias under the exposed pad to sustain full-load operation.

MP6537GV-P Specifications

Product attributes: Attribute value

Manufacturer:: Monolithic Power Systems Inc.

Series:: MP

Package/Case:: 28-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Motor Type - Stepper:: Multiphase

Motor Type - AC, DC:: Brushless DC (BLDC)

Function:: Controller - Current Management

Output Configuration:: Half Bridge (3)

Interface:: On/Off, PWM

Technology:: Power MOSFET

Step Resolution:: -

Applications:: General Purpose

Current - Output:: -

Voltage - Supply:: 8V ~ 100V

Voltage - Load:: 8V ~ 100V

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-QFN (4x5)

MP6537GV-P FAQ

1.How can I place an order for MP6537GV-P through Aetrix?

Please submit a Request for Quotation (RFQ) for MP6537GV-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MP6537GV-P reliable?

The price and inventory of MP6537GV-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP6537GV-P is usually 5 days.

3.What payment methods are accepted for MP6537GV-P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP6537GV-P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MP6537GV-P?

MP6537GV-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MP6537GV-P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MP6537GV-P?

For technical support, including MP6537GV-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP6537GV-P requirements.

6.How does Aetrix verify that MP6537GV-P is sourced from the original manufacturer or authorized distributors?

All MP6537GV-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP6537GV-P meets industry standards.

7.What is the process for return or replacement of MP6537GV-P?

All MP6537GV-P units undergo pre-shipment inspection (PSI). If there is an issue with MP6537GV-P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MP6537GV-P part is unused and in its original packaging.

Return procedure for MP6537GV-P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…