Monolithic Power Systems Inc. MP6651GSS-0000-Z
- Part No.:
- MP6651GSS-0000-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Category:
- Motor Drivers, Controllers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MP6651GSS-0000-Z.pdf
- Description:
- 2A, SINGLE-PHASE BRUSHLESS DC DR
- Quantity:
- Payment:

- Shipping:

Inventory:2,495
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP6651GSS-0000-Z from Monolithic Power Systems is a single-phase brushless DC (BLDC) motor driver IC with integrated Hall-effect sensor, dual power MOSFETs, and configurable commutation logic. It operates from 3.3V to 18V input, delivers 1.5A continuous current in SOIC-8 SL package, supports 2kHz–100kHz PWM speed control, and provides rotor lock detection via open-drain FG/RD pin - deployed in CPU cooling fans requiring precise low-noise speed regulation.
For engineers reviewing the MP6651GSS-0000-Z datasheet, MP6651GSS-0000-Z pinout, MP6651GSS-0000-Z application, or MP6651GSS-0000-Z equivalent, key selection considerations include Hall offset angle configurability (±45°), soft-on/off commutation angle tuning (up to 45°), cycle-by-cycle OCP thresholds (1A–4A), thermal shutdown recovery behavior, and FG/RD dual-mode functionality (speed indication or rotor lock flag).
Technical Context
The MP6651 implements closed-loop BLDC commutation using an embedded Hall sensor whose output is phase-shifted via programmable HAL_ANG registers (three ranges mapped to PWM duty thresholds), enabling independent optimization of torque at low and high speeds. Its H-bridge drives OUT1/OUT2 with fixed 27kHz switching frequency and configurable soft-start timing (2.4s–19.2s) to limit inrush current.
Internal digital control logic processes Hall edges, PWM duty cycle, and register settings (e.g., SON_ANG, SOFF_ANG, SPD_SEL) to determine real-time commutation timing, output duty, and protection responses - including auto-recovery thermal shutdown (160°C trip, 120°C release) and rotor lock detection (0.6s timeout, configurable retry interval).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.3V to 18V - supports wide-range 5V/12V/15V fan supply rails without external LDO. |
| Continuous Output Current | 1.5A (SOIC-8 SL) - validated at TA = 25°C with θJA = 96°C/W; derates to ~1.1A at 85°C ambient. |
| Switching Frequency | Fixed 27kHz - eliminates audible noise while maintaining MOSFET efficiency and EMI control. |
| PWM Input Range | 2kHz to 100kHz - compatible with standard microcontroller PWM peripherals and avoids aliasing with system clocks. |
| Hall Offset Angle Range | Configurable ±45° - enables dynamic compensation for magnet misalignment or back-EMF phase shift across speed range. |
| Rotor Lock Detection Time | 0.6s - ensures reliable stall detection before thermal stress accumulates in stalled motor windings. |
| OCP Threshold Options | 1A / 2A / 3A / 4A - selectable via OCP_SEL bits to match motor winding resistance and thermal margin. |
Pinout & Package
MP6651GSS-0000-Z is packaged in straight-lead SOIC-8 SL (8-pin, 150mil width), optimized for through-hole or surface-mount fan PCB layouts with minimal thermal pad requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (FG/RD) | Open-drain status output | Selectable as speed indicator (Hall-edge pulses) or rotor lock flag (latched high/low); requires external pull-up resistor. |
| 2 (PWM) | Digital speed command input | Accepts 2kHz–100kHz PWM; internal 190kΩ pull-up enables single-wire interface from MCU GPIO. |
| 3 (OUT1) | H-bridge high-side output | Drives one motor terminal; low when Hall signal is low; complements OUT2 for unidirectional BLDC drive. |
| 4 (OUT2) | H-bridge low-side output | Drives complementary motor terminal; low when Hall signal is high; forms full H-bridge with OUT1. |
| 5 (GND) | Power and signal reference | Dual GND pins (pins 5 and 4/5 in QFN) ensure low-impedance return path for motor current and Hall sensing. |
| 6 (OSC) | Oscillator timing node | Connects to 20kΩ (1%) resistor to GND to set internal clock; determines 27kHz fSW and timing resolution. |
| 7 (VCC) | Supply input | 3.3V–18V input with UVLO (3.3V rising) and OVP (19V rising); powers internal regulator, Hall sensor, and gate drivers. |
| 8 (TST) | Factory test interface | Must be tied to GND in normal operation; used during OTP programming and register calibration at factory. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Hall sensor | Eliminates external Hall IC and associated layout complexity; supports ±2mT magnetic field sensitivity. |
| Configurable soft-on/off angle | Up to 45° per transition (1.4° resolution) - reduces acoustic noise and mechanical stress during startup/shutdown. |
| Four-step current limit | 1A/2A/3A/4A selection via OCP_SEL - matches motor inductance and thermal envelope without external sense resistors. |
| Auto-recovery protections | OVP, UVLO, thermal shutdown, and rotor lock all resume operation after fault clearance - no manual reset required. |
| Programmable Hall offset | Three independent angle registers (HAL_ANG1/2/3) mapped to PWM duty ranges - maintains optimal commutation timing across full speed band. |
Applications
| CPU Cooling Fan | Server Chassis Fan |
|---|---|
Use Scenario: Regulating airflow in x86-based server CPUs under variable thermal load. IC Role / Device Role / Timing Role: Single-phase BLDC driver executing Hall-synchronized commutation; FG/RD pin feeds tachometer signal to BMC for closed-loop thermal management. Use Value: 1.5A SOIC-8 output capability sustains >6000 RPM at 12V with <3% speed ripple; soft-commutation minimizes acoustic emissions in datacenter environments. | Use Scenario: Controlling redundant 40mm–80mm axial fans in 1U/2U rack-mount servers. IC Role / Device Role / Timing Role: Motor controller managing fan speed via SMBus/PWM interface; rotor lock detection triggers alarm and failover to backup fan. Use Value: Configurable 0.6s lock timeout and auto-restart (LOCK_SEL) prevent sustained overcurrent; OVP protects against 12V rail transients common in shared PSU designs. |
| Industrial PC Fan | Network Switch Heat Sink Fan |
Use Scenario: Maintaining stable junction temperature in fanless IPCs with forced-air heatsink cooling. IC Role / Device Role / Timing Role: BLDC driver implementing DIN_MIN/DO_MIN speed curves to ensure minimum airflow during low-load states. Use Value: SPD_ZERO bit enables zero-RPM mode during idle, reducing power consumption by >90% versus always-on operation. | Use Scenario: Thermal management for ASICs and PHYs in Layer 3 Ethernet switches operating at -40°C to +85°C. IC Role / Device Role / Timing Role: Motor interface handling wide-input voltage (3.3V–18V) and providing FG feedback for fan health monitoring. Use Value: -40°C to +125°C operating junction range ensures reliability in sealed chassis; UVLO hysteresis prevents oscillation near brownout thresholds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar single-phase BLDC fan driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP6652GD-0000-Z | QFN-10 package; 2A continuous rating; identical register map and feature set. | Higher current capacity suits larger 120mm fans; requires rework for SOIC-8 footprint. | Select when board space allows QFN and motor demands >1.5A continuous current. |
| TB67H401FNG | No integrated Hall sensor; external Hall required; higher RDS(on) (180mΩ HS); 3.5A rating. | Requires additional Hall IC and routing; better suited for custom BLDC motors with known pole count. | Choose only if Hall sensor integration is unnecessary and higher peak current is prioritized over BOM count. |
Compared with MP6652GD-0000-Z, this SOIC-8 variant trades current headroom for ease of assembly and thermal management on standard FR4; versus TB67H401FNG, it reduces component count and layout risk but lacks external Hall flexibility for non-standard motor configurations.
Availability
MP6651GSS-0000-Z is available at Aetrix Electronics and suitable for CPU cooling fans, server chassis fans, industrial PC thermal management, and network switch heat sink fans requiring stable component supply and long-lifecycle support.
Supply support for MP6651GSS-0000-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance power management ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP6651 belongs to MPS's fan driver product line, engineered specifically for intelligent thermal management in computing and networking equipment where silent, reliable, and programmable BLDC motor control is critical.
FAQ
What is the maximum allowable voltage on the VCC pin?
The absolute maximum VCC rating is +24V, but over-voltage protection triggers at 19V (rising threshold), forcing the device into safe mode with both low-side FETs on. Operation resumes only after VCC drops below 18V (falling threshold), providing 1V hysteresis to prevent chatter during transient events.
Can the FG/RD pin be used simultaneously for speed feedback and rotor lock detection?
No - FG/RD is a single open-drain output configured exclusively for one function via FGRD_SEL register bits. Setting FGRD_SEL = 00 selects 1x Hall-frequency tach output; setting FGRD_SEL = 11 configures it as rotor lock flag, which asserts high (or low, per RD_H_L bit) only during detected stall conditions.
How is the Hall offset angle applied across the speed range?
The Hall offset is dynamically selected from three independent registers (HAL_ANG1/2/3) based on input PWM duty cycle thresholds DIN_HAL_L and DIN_HAL_H. For example, at low duty (< DIN_HAL_L/64), HAL_ANG1 sets the lag/lead angle; at mid-duty, HAL_ANG2 applies; and above DIN_HAL_H/64, HAL_ANG3 takes effect - enabling speed-dependent commutation tuning.
What is the purpose of the TST pin, and how should it be connected?
The TST pin is reserved for factory test and OTP programming. In all production applications, it must be hard-connected to GND. Leaving it floating or applying voltage may cause undefined behavior, register corruption, or failure to exit standby mode.
Does the MP6651 support bidirectional motor rotation?
No - the MP6651 implements unidirectional single-phase BLDC commutation only. Its Hall sensor and output logic are designed for forward rotation only; reverse drive requires external H-bridge reconfiguration not supported by this IC's architecture.
How does soft-start time affect system behavior during power-up?
The TIME_SS register (2.4s–19.2s) controls the ramp duration for output duty cycle from 0% to 100% at power-on. A longer soft-start reduces inrush current and mechanical jerk but increases time-to-full-speed; default 7.2s balances startup reliability and responsiveness for typical 12V fans.
Is the OSC resistor value fixed, and what tolerance is required?
Yes - the OSC pin requires a precisely 20kΩ resistor to GND to achieve the nominal 27kHz switching frequency. A 1% or better tolerance is mandatory; deviation beyond ±1% causes measurable fSW drift, impacting motor torque consistency and acoustic performance.
MP6651GSS-0000-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- Bipolar
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (2)
- Interface:
- PWM
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- Fan Motor Driver
- Current - Output:
- 2A
- Voltage - Supply:
- 3.3V ~ 18V
- Voltage - Load:
- 3.3V ~ 18V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
MP6651GSS-0000-Z FAQ
1.How can I place an order for MP6651GSS-0000-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP6651GSS-0000-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP6651GSS-0000-Z reliable?
The price and inventory of MP6651GSS-0000-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP6651GSS-0000-Z is usually 5 days.
3.What payment methods are accepted for MP6651GSS-0000-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP6651GSS-0000-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP6651GSS-0000-Z?
MP6651GSS-0000-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP6651GSS-0000-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP6651GSS-0000-Z?
For technical support, including MP6651GSS-0000-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP6651GSS-0000-Z requirements.
6.How does Aetrix verify that MP6651GSS-0000-Z is sourced from the original manufacturer or authorized distributors?
All MP6651GSS-0000-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP6651GSS-0000-Z meets industry standards.
7.What is the process for return or replacement of MP6651GSS-0000-Z?
All MP6651GSS-0000-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP6651GSS-0000-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP6651GSS-0000-Z part is unused and in its original packaging.
Return procedure for MP6651GSS-0000-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP6651GSS-0000-Z Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

