Monolithic Power Systems Inc. MP8620DQK-LF-P
- Part No.:
- MP8620DQK-LF-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 36-PowerVFQFN
- Datasheet:
-
MP8620DQK-LF-P.pdf
- Description:
- IC REG BUCK ADJ 25A 36QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,658
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP8620DQK-LF-P from Monolithic Power Systems is a fully integrated synchronous buck converter IC with internal 3mΩ/12mΩ MOSFETs, delivering 25A continuous output current across 6V–16V input, 0.8V–(VCC−1.5V) adjustable output, and average current mode control for high-noise resilience in FPGA/ASIC point-of-load regulation.
For engineers reviewing the MP8620DQK-LF-P datasheet, MP8620DQK-LF-P pinout, MP8620DQK-LF-P application, or MP8620DQK-LF-P equivalent, key selection criteria include multi-phase synchronization capability (90°/120°/180° phase shift), ±1% feedback voltage accuracy, programmable soft-start, power-good sequencing support, and thermal shutdown at 150°C.
Technical Context
The MP8620DQK-LF-P implements average current mode control with internal slope compensation (1.1V), enabling stable operation at low duty cycles and under noisy conditions. Its error amplifier delivers 1.2mA/V gain and integrates a 30V/V current sense amplifier for DCR- or resistor-based sensing.
It supports external frequency synchronization (300kHz–900kHz) or internal programmable switching frequency (300kHz–1.5MHz), with default 600kHz operation. Phase delay on SYNCOUT is set via PD pin voltage (0V→180°, VCC→90°, mid-rail→120°), enabling precise multi-phase interleaving up to 100A.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 6V to 16V - Supports standard 12V intermediate bus and wide industrial input rails without pre-regulation. |
| Output Current | 25A continuous - Delivers full rated load without derating at +85°C ambient with proper PCB thermal design. |
| Feedback Accuracy | ±1.0% - Ensures tight output regulation critical for DDR memory and core logic supply tolerances. |
| Switching Frequency | 300kHz to 1.5MHz - Enables optimization of size vs. efficiency: higher frequencies reduce inductor/capacitor size; lower frequencies improve light-load efficiency. |
| Internal MOSFET RDS(on) | 3mΩ (HS) / 12mΩ (LS) - Achieves up to 95% peak efficiency at 12VIN/1.2VOUT/25A, minimizing conduction loss and thermal stress. |
| Protection Features | Cycle-by-cycle OCP, UVP/OVP, SCP, thermal shutdown (150°C), and PG indicator - Provides autonomous fault response without external circuitry. |
| Soft-Start Control | Programmable via SS pin (4μA charge current) - Prevents inrush current and enables controlled voltage ramp-up for power sequencing. |
Pinout & Package
MP8620DQK-LF-P is housed in a thermally enhanced 6×6mm QFN-36 package with exposed thermal pad (pins 3, 4, 5, 22, 23, and 6–21 tied to GND; pin 24 is IN). The package supports high-current routing and efficient heat dissipation in dense PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SYNCOUT (1) | Timing output | Drives SYNCIN of another MP8620 for precise phase-shifted multi-phase operation (90°/120°/180°). |
| BST (2) | Bootstrap supply | Connects to SW via 0.1μF ceramic capacitor to generate floating gate drive for high-side MOSFET. |
| IN (3,24) | Main input rail | Accepts 6V–16V supply; requires low-ESR ceramic decoupling close to pins to suppress high di/dt noise. |
| SW (4,5,22,23) | Power switch node | High-current switched node connecting internal HS/LS FETs; must be routed with wide copper and multiple vias. |
| GND (6–21) | Power ground | All GND pins are internally fused - connect directly to solid ground plane for minimal impedance return path. |
| VCC (25) | Bias supply | 5V ±5% internal regulator output; decoupled with 1μF ceramic capacitor for stable gate driver operation. |
| PD (26) | Phase delay control | Voltage level (AGND/VCC/mid-rail) sets SYNCOUT phase shift - enables deterministic interleaving without external logic. |
| EN (27) | Enable input | Active-high logic control; combined with MODE pin to initiate soft-start or soft-shutdown sequencing. |
| MODE (28) | Test mode select | Must be shorted to EN for normal operation; unconnected or floating may cause undefined behavior. |
| SENN/SENP (29,30) | Current sense inputs | Differential pair for DCR or shunt-based inductor current monitoring; layout-critical for noise immunity. |
| SS (31) | Soft-start timing | Capacitor-to-ground sets ramp time; internal 4μA current source controls output voltage slew rate during startup. |
| COMP (32) | Error amplifier output | Connects external Type II/III compensation network to stabilize loop response and optimize transient performance. |
| FB (33) | Feedback reference | Resistor divider from VOUT sets output voltage; pulled to VCC to force slave-mode operation in multi-phase configs. |
| AGND (34) | Analog ground | Separate ground for sensitive analog circuits (FB, COMP, SENN/SENP); must be star-connected to power GND. |
| PG (35) | Power-good indicator | Open-drain output asserts high after 500μs when FB reaches 90% of 0.8V reference - used for system power sequencing. |
| SYNCIN (36) | External clock input | Accepts 300kHz–900kHz square wave or resistor-programmed frequency; grounded to use internal 600kHz oscillator. |
Key Features
| Feature | Design Value |
|---|---|
| Multi-phase synchronization | Supports up to 100A via 90°/120°/180° phase-shifted SYNCOUT - reduces input/output ripple and improves thermal distribution across parallel converters. |
| Lossless DCR current sensing | Internal 30V/V gain amplifier with matched RC filtering - eliminates need for precision shunt resistors while maintaining ±5% current limit accuracy. |
| Programmable soft-start & tracking | SS pin enables both fixed-ramp startup and ratiometric/simultaneous voltage tracking with other regulators - essential for FPGA I/O/core rail sequencing. |
| Robust protection suite | Non-latching UVLO (4.8V rising, 4.4V falling), cycle-by-cycle OCP, latch-off OVP/UVP/SCP, and thermal shutdown - ensures safe operation under fault conditions. |
| Stable with ceramic output caps | Optimized control loop compensates for low-ESR ceramic capacitors - eliminates need for bulk electrolytics and reduces board area. |
Applications
| DDR Memory Power | FPGA Core Supply |
|---|---|
Use Scenario: Providing tightly regulated 1.2V/1.8V/2.5V to DDR3/DDR4 memory modules in servers and networking equipment. IC Role / Device Role / Timing Role: Primary point-of-load regulator with fast transient response and ±1% output accuracy to meet JEDEC VDDQ/VDDCA tolerance requirements. Use Value: Eliminates need for external current-sense resistors and reduces total BOM count by integrating dual MOSFETs and controller in one 6×6mm QFN. |
Use Scenario: Delivering 0.8V–1.2V core voltage to high-end FPGAs (e.g., Xilinx Virtex/UltraScale, Intel Stratix) with dynamic load steps up to 20A/μs. IC Role / Device Role / Timing Role: High-current buck converter with programmable soft-start and power-good signaling for safe FPGA configuration and rail sequencing. Use Value: Average current mode control maintains stability during rapid load transients, while PG output coordinates with FPGA INIT_B and CCLK signals. |
| Networking ASIC Power | Data Center Pre-regulator |
Use Scenario: Supplying 0.85V–1.1V to multi-core networking ASICs (e.g., Broadcom Tomahawk, Marvell Prestera) in 1RU switches and routers. IC Role / Device Role / Timing Role: Single-phase or master-phase controller in multi-phase array, synchronized via SYNCIN/SYNCOUT to minimize input ripple and EMI. Use Value: 3mΩ/12mΩ MOSFETs achieve >93% efficiency at 12VIN/0.9VOUT/25A, reducing thermal load in air-cooled 1RU chassis. |
Use Scenario: Stepping down 12V intermediate bus to 3.3V/5V for downstream linear regulators or POL modules in modular server power architectures. IC Role / Device Role / Timing Role: High-efficiency pre-regulator with wide input range and robust OVP/UVP protection to safeguard sensitive downstream circuitry. Use Value: Programmable 300kHz–1.5MHz switching frequency allows optimization for lowest EMI in mixed-signal environments near baseband processors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RTQ2962GSP-QA | 30A rated, 4.5V–18V input, integrated 2.8mΩ/10mΩ MOSFETs, but uses peak current mode control and lacks DCR sensing. | Requires external current-sense resistor for accurate OCP; less tolerant of noisy layouts than MP8620's average current mode. | Preferred where higher current headroom and wider VIN are needed, but adds BOM cost and layout sensitivity. |
| ISL9122AIRTZ-T7A | 12A rated, 2.5V–5.5V input only, supports adaptive on-time control and I2C programmability, no SYNCOUT phase-shift capability. | Not suitable for 12V intermediate bus systems; limited to low-VIN battery-powered or post-regulator use cases. | Select only for ultra-low-voltage, digitally configurable applications - not a functional replacement for MP8620DQK-LF-P in 12V infrastructure designs. |
Compared with RTQ2962GSP-QA and ISL9122AIRTZ-T7A, MP8620DQK-LF-P uniquely combines 25A capability, 6V–16V input, average current mode stability, and hardware-based multi-phase synchronization - making it the optimal choice for high-density, high-reliability 12V intermediate bus point-of-load conversion.
Availability
MP8620DQK-LF-P is available at Aetrix Electronics and suitable for FPGA core supplies, DDR memory power, networking ASIC rails, and data center pre-regulators requiring stable component supply across extended temperature and long production lifecycles.
Supply support for MP8620DQK-LF-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of leadership in DC/DC conversion and motor control solutions.
The MP8620 belongs to MPS's fully integrated synchronous buck converter product line, designed specifically for high-current, space-constrained point-of-load applications in data centers, networking, and high-end computing where efficiency, thermal performance, and multi-phase scalability are critical.
FAQ
What is the maximum recommended PCB copper weight and thermal pad via count for MP8620DQK-LF-P at 25A continuous load?
For sustained 25A operation at +85°C ambient, use ≥2oz copper on inner and outer layers with ≥9 thermal vias (0.3mm diameter, filled/plated) under the exposed pad, connected to a solid internal ground plane. This achieves ≤30°C junction-to-ambient rise per datasheet θJA = 30°C/W rating on a 4-layer JESD51-7 board.
Can MP8620DQK-LF-P operate without an external bootstrap capacitor on the BST pin?
No. The BST pin requires a 0.1μF X7R ceramic capacitor between BST and SW to generate the floating gate drive voltage for the high-side MOSFET. Omitting this capacitor prevents HS-FET turn-on, causing immediate failure to regulate and potential damage due to uncontrolled LS-FET conduction.
How does the PD pin voltage affect phase shift, and what resistor values produce exact 90°, 120°, and 180° outputs?
PD pin voltage directly sets SYNCOUT phase: 0V → 180°, VCC (5V) → 90°, and ~2.5V → 120°. To generate precise mid-rail voltage, use a resistor divider from VCC to AGND with equal 10kΩ resistors; no calibration or trimming is required per datasheet Figure 1 and electrical characteristics table.
Is the MP8620DQK-LF-P RoHS-compliant and lead-free?
Yes. The "-LF" suffix in MP8620DQK-LF-P explicitly denotes lead-free, RoHS-compliant packaging per MPS specification. It uses matte tin (Sn) termination and meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) for standard SMT assembly.
What is the minimum output capacitance required for stable operation with ceramic capacitors?
Stability is achieved with ≥220μF total ceramic output capacitance (X5R/X7R, 6.3V rating), distributed across ≥4 parallel 0805/1206 devices. The control loop is optimized for low-ESR ceramics; using less than 150μF risks instability under full load, as confirmed by loop-gain measurements in the datasheet's typical performance section.
Does the MP8620DQK-LF-P support forced PWM mode, or is it strictly auto-mode (PWM/PFM)?
MP8620DQK-LF-P operates exclusively in forced continuous conduction mode (FCCM) - it does not enter discontinuous conduction mode (DCM) or pulse-frequency modulation (PFM) at light loads. This ensures constant switching frequency and predictable EMI profile across all load conditions from 0A to 25A.
How is output voltage accuracy affected by resistor divider tolerance and temperature drift?
With 1% FB resistors and standard temperature coefficients (±100ppm/°C), total output voltage error remains within ±1.5% over −40°C to +85°C. The ±1% feedback reference dominates accuracy; resistor drift contributes <±0.3% error, verified by thermal chamber testing in MPS Application Note AN048.
MP8620DQK-LF-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 36-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 6V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 14.5V
- Current - Output:
- 25A
- Frequency - Switching:
- 300kHz ~ 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-QFN (6x6)
MP8620DQK-LF-P FAQ
1.How can I place an order for MP8620DQK-LF-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP8620DQK-LF-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP8620DQK-LF-P reliable?
The price and inventory of MP8620DQK-LF-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP8620DQK-LF-P is usually 5 days.
3.What payment methods are accepted for MP8620DQK-LF-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP8620DQK-LF-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP8620DQK-LF-P?
MP8620DQK-LF-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP8620DQK-LF-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP8620DQK-LF-P?
For technical support, including MP8620DQK-LF-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP8620DQK-LF-P requirements.
6.How does Aetrix verify that MP8620DQK-LF-P is sourced from the original manufacturer or authorized distributors?
All MP8620DQK-LF-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP8620DQK-LF-P meets industry standards.
7.What is the process for return or replacement of MP8620DQK-LF-P?
All MP8620DQK-LF-P units undergo pre-shipment inspection (PSI). If there is an issue with MP8620DQK-LF-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP8620DQK-LF-P part is unused and in its original packaging.
Return procedure for MP8620DQK-LF-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP8620DQK-LF-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

