Monolithic Power Systems Inc. MP8620DQK-LF-Z
- Part No.:
- MP8620DQK-LF-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 36-PowerVFQFN
- Datasheet:
-
MP8620DQK-LF-Z.pdf
- Description:
- IC REG BUCK ADJ 25A 36QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,096
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP8620DQK-LF-Z from Monolithic Power Systems is a fully integrated synchronous buck converter IC with internal 3mΩ/12mΩ MOSFETs, delivering 25A continuous output current across 6V–16V input range and supporting 0.8V–(VCC−1.5V) adjustable output voltage. It employs average current mode control, features cycle-by-cycle OCP, thermal shutdown, OVP/UVP, and PG signaling, and is deployed in FPGA/ASIC point-of-load regulation and DDR memory power supplies.
For engineers reviewing the MP8620DQK-LF-Z datasheet, MP8620DQK-LF-Z pinout, MP8620DQK-LF-Z application, or MP8620DQK-LF-Z equivalent, key selection criteria include its 6×6mm QFN package, 600kHz default switching frequency (300kHz–1.5MHz programmable), ±1.0% FB voltage accuracy, multi-phase synchronization capability, and DCR-based current sensing architecture.
Technical Context
The MP8620DQK-LF-Z implements average current mode control with an internal error amplifier (gain = 1.2mA/V), slope compensation (1.1V), and dual-stage current sensing (30V/V gain). Its PWM logic integrates a 50ns minimum on-time, 90% maximum duty cycle, and COMP pin-based Type II/III loop compensation for stable transient response.
It supports multi-phase operation via SYNCIN/SYNCOUT with programmable phase shifts (90°/120°/180°) determined by PD pin voltage, and enables precise power sequencing through EN-controlled soft-start (4μA charge current), startup tracking, and open-drain PG with 500μs rise/fall delays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 6V to 16V - Supports standard 12V intermediate bus rails with 20V absolute max VIN tolerance. |
| Output Current | 25A continuous - Delivered via integrated high-side (3mΩ) and low-side (12mΩ) MOSFETs. |
| Switching Frequency | 300kHz to 1.5MHz - Default 600kHz; externally programmable via SYNCIN resistor or synchronized to 300–900kHz external clock. |
| Feedback Accuracy | ±1.0% at 0.8V reference - Ensures tight output regulation critical for FPGA core voltage compliance. |
| Protection Features | Cycle-by-cycle OCP, thermal shutdown (150°C), OVP (130% VREF), UVP (70% VREF), SCP - Latch-off behavior requires power cycle recovery. |
| Package | 6×6mm QFN-36 with exposed thermal pad - Optimized for high-power density PCB layouts with θJA = 30°C/W. |
| Soft-Start | Programmable via SS pin (4μA charge current) - Enables controlled ramp-up and voltage tracking with other rails. |
Pinout & Package
MP8620DQK-LF-Z is housed in a thermally enhanced 6×6mm QFN-36 package with exposed thermal pad (pins 3, 4, 5, 22, 23, and 6–21 all tied to GND or IN/SW internally per datasheet top view).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 36 | SYNCOUT / SYNCIN | Timing output for multi-phase sync; input accepts 300–900kHz external clock or sets frequency via resistor-to-ground. |
| 2 | BST | Bootstrap supply for high-side gate driver - requires ceramic capacitor between BST and SW. |
| 3, 4, 5, 22, 23 | IN | Main input power connection - decoupled with low-ESR ceramic capacitors near package edge. |
| 4, 5, 22, 23 | SW | Switch node - fused to IN pins on package; carries high di/dt; requires short, wide copper traces. |
| 6–21 | GND | Power ground - multiple pins fused to exposed thermal pad; essential for thermal and EMI performance. |
| 25 | VCC | Bias supply - regulated 5V ±5%, powers internal circuitry; requires 1μF ceramic decoupling. |
| 26 | PD | Phase delay programming - voltage level selects 90°/120°/180° SYNCOUT phase shift relative to master. |
| 27 | EN | Enable control - high enables device; low initiates soft shutdown; must be tied to MODE pin. |
| 28 | MODE | Test pin - externally shorted to EN for normal operation; floating or misbiased causes undefined behavior. |
| 29, 30 | SENN / SENP | DCR current sense inputs - differential pair for lossless inductor current monitoring; sensitive to layout. |
| 31 | SS | Soft-start timing - external capacitor sets ramp time; also enables output voltage tracking. |
| 32 | COMP | Error amplifier output - connects to Type II/III RC network for loop stability and transient response tuning. |
| 33 | FB | Feedback input - resistor divider sets output voltage; pulled to VCC forces slave-mode operation. |
| 34 | AGND | Analog ground - separate from power GND; must be routed with minimal noise coupling to FB/COMP/SEN. |
| 35 | PG | Power-good open-drain output - asserts after FB reaches 90% VREF with 500μs delay; deasserts at 85% with 50μs delay. |
Key Features
| Feature | Design Value |
|---|---|
| Multi-phase scalability | Supports up to 100A via SYNCIN/SYNCOUT phase-shifted operation (90°/120°/180°), reducing input/output ripple and thermal stress. |
| Integrated power stage | 3mΩ high-side + 12mΩ low-side MOSFETs enable >95% peak efficiency at 12VIN/1.2VOUT, eliminating external switch losses and layout complexity. |
| DCR current sensing | Lossless inductor DCR sensing eliminates sense resistor power loss and improves thermal performance in high-current applications. |
| Programmable soft-start & tracking | SS pin enables precise startup sequencing with other rails - critical for FPGA/ASIC power integrity and I/O voltage ordering. |
| Robust protection suite | Combines cycle-by-cycle OCP, latch-off OVP/UVP, thermal shutdown, and PG signaling - reduces need for external supervision circuits. |
Applications
| High-Performance FPGA Core Supply | DDR4/DDR5 Memory VDDQ Regulation |
|---|---|
|
Use Scenario: Powers Xilinx Versal or Intel Agilex FPGA core rails requiring tight voltage tolerance (<±3%) and fast load transient response. IC Role / Device Role / Timing Role: Primary point-of-load regulator with average current mode control and 50ns min-on-time for sub-1V operation. Use Value: Integrated 3mΩ/12mΩ MOSFETs and ±1.0% FB accuracy maintain 0.85V ±25.5mV under 25A dynamic load, meeting JEDEC VDD requirements. |
Use Scenario: Supplies DDR4/DDR5 memory VDDQ (1.2V/1.1V) in servers and networking gear with strict sequencing and low-noise demands. IC Role / Device Role / Timing Role: Synchronized multi-phase buck controller using SYNCOUT to align switching with system clock domain. Use Value: Phase-shifted operation reduces input capacitance requirement by 50% and lowers RMS input ripple vs. single-phase design. |
| Networking ASIC Pre-regulator | Data Center Distributed Power System |
|
Use Scenario: Generates intermediate 3.3V or 5V rail from 12V backplane for high-speed SerDes and PHY ICs in switches/routers. IC Role / Device Role / Timing Role: Pre-regulator feeding linear post-regulators; leverages EN/PG for precise power sequencing with hot-swap controllers. Use Value: Programmable soft-start and tracking ensure clean startup without brownout during ASIC initialization sequences. |
Use Scenario: Modular 25A POL module in rack-level power distribution units (PDUs) serving multiple server nodes. IC Role / Device Role / Timing Role: Fully integrated buck converter operating in multi-phase cluster with shared SYNCIN clock for system-level ripple cancellation. Use Value: 6×6mm QFN package and thermal pad enable >60W/in² power density while maintaining <150°C junction temperature at full load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RTQ2962GSP-QA | 40A rated, 3.1V–18V input, integrated 1.8mΩ/2.2mΩ FETs, fixed 600kHz freq, no SYNCOUT phase-shift capability. | Higher current capacity but lacks multi-phase synchronization - suitable for standalone high-current rails only. | Select when 40A single-rail output is required and phase alignment with other converters is unnecessary. |
| TPS546B24A | 40A, 4.5V–18V input, PMBus interface, digital loop compensation, 3.3mΩ/1.9mΩ FETs, supports AVS and margining. | Digital control enables real-time telemetry and adaptive voltage scaling - adds firmware overhead and BOM cost. | Select when system-level telemetry, dynamic voltage scaling, or closed-loop margining are mandatory requirements. |
Compared with RTQ2962GSP-QA and TPS546B24A, the MP8620DQK-LF-Z provides optimal analog multi-phase synchronization and DCR sensing for cost-sensitive, high-density FPGA/ASIC power without digital interface complexity or over-spec'd current rating.
Availability
MP8620DQK-LF-Z is available at Aetrix Electronics and suitable for FPGA core power, DDR memory regulation, networking ASIC pre-regulation, and data center distributed power systems requiring stable component supply and long-term industrial availability.
Supply support for MP8620DQK-LF-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP8620 belongs to MPS's fully integrated DC/DC converter product line, engineered for high-current, space-constrained point-of-load applications in computing, networking, and data center infrastructure.
FAQ
What is the recommended input capacitor configuration for MP8620DQK-LF-Z?
Use parallel X5R/X7R ceramic capacitors totaling ≥47μF near the IN pins, with RMS current rating exceeding half the 25A load current (≥12.5A RMS). Place them within 3mm of pins 3/4/5/22/23 with multiple vias to the exposed thermal pad for lowest impedance and thermal resistance.
How does the MP8620DQK-LF-Z achieve current sensing without a shunt resistor?
It uses lossless DCR sensing: the SENP/SENN differential inputs measure voltage across an RC network matching the inductor's DCR time constant. With ACS = 30V/V gain and 18.5mV current limit threshold, it achieves accurate peak current detection without shunt power loss or board area penalty.
Can MP8620DQK-LF-Z operate in single-phase mode without synchronization?
Yes - leaving SYNCIN open or tying it to AGND disables external sync and defaults to internal 600kHz oscillator. The device functions as a standalone 25A buck regulator with full protection and soft-start; SYNCOUT remains inactive unless configured as master in multi-phase setup.
What thermal derating applies above 85°C ambient temperature?
With θJA = 30°C/W, junction temperature rises ~750°C per watt at TA = 85°C. At 25A/1.2V output (30W dissipation), TJ exceeds 150°C limit well before TA = 85°C. Derate output current to ≤18A at 85°C ambient using forced airflow or enhanced heatsinking per Figure 8 thermal curves.
Is the MP8620DQK-LF-Z RoHS compliant and lead-free?
Yes - the "-LF" suffix denotes lead-free, RoHS-compliant packaging. The device meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) and is qualified for reflow soldering per IPC/JEDEC J-STD-020D. Full compliance documentation is available from MPS upon request.
How is output voltage adjusted, and what resistor tolerance is required?
Output voltage is set by an external resistor divider from VOUT to GND, with FB connected to the midpoint. For ±1.0% FB accuracy, use 1% tolerance resistors (e.g., R1 = 40.2kΩ, R2 = 32.4kΩ for 1.8V). Layout must minimize noise coupling to FB and keep traces short and shielded.
Does MP8620DQK-LF-Z support power sequencing with other regulators?
Yes - EN and PG pins enable hardware-based sequencing: PG from a prior rail can drive EN of MP8620DQK-LF-Z, while its own PG signals downstream devices. SS pin further allows ratiometric or simultaneous voltage tracking with external rails via resistor networks.
MP8620DQK-LF-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 36-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 6V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 14.5V
- Current - Output:
- 25A
- Frequency - Switching:
- 300kHz ~ 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-QFN (6x6)
MP8620DQK-LF-Z FAQ
1.How can I place an order for MP8620DQK-LF-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP8620DQK-LF-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP8620DQK-LF-Z reliable?
The price and inventory of MP8620DQK-LF-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP8620DQK-LF-Z is usually 5 days.
3.What payment methods are accepted for MP8620DQK-LF-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP8620DQK-LF-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP8620DQK-LF-Z?
MP8620DQK-LF-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP8620DQK-LF-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP8620DQK-LF-Z?
For technical support, including MP8620DQK-LF-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP8620DQK-LF-Z requirements.
6.How does Aetrix verify that MP8620DQK-LF-Z is sourced from the original manufacturer or authorized distributors?
All MP8620DQK-LF-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP8620DQK-LF-Z meets industry standards.
7.What is the process for return or replacement of MP8620DQK-LF-Z?
All MP8620DQK-LF-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP8620DQK-LF-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP8620DQK-LF-Z part is unused and in its original packaging.
Return procedure for MP8620DQK-LF-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP8620DQK-LF-Z Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

