Monolithic Power Systems Inc. MP8756GD-Z
- Part No.:
- MP8756GD-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 12-PowerVFQFN
- Datasheet:
-
MP8756GD-Z.pdf
- Description:
- IC REG BUCK ADJ 6A 12QFN
- Quantity:
- Payment:

- Shipping:

Inventory:5,966
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP8756GD-Z from Monolithic Power Systems is a synchronous step-down DC/DC converter delivering 6A continuous output current with adaptive constant-on-time (COT) control, 700kHz switching frequency, and 117µA quiescent current. It operates from 4.5V to 26V input, regulates output down to 0.6V, and integrates high- and low-side MOSFETs (RDS(ON) = 30mΩ / 15mΩ) for high-efficiency power conversion in space-constrained laptop and tablet PC power rails.
For engineers reviewing the MP8756GD-Z datasheet, MP8756GD-Z pinout, MP8756GD-Z application, or MP8756GD-Z equivalent, key selection criteria include its ultrasonic mode (USM) for audible-noise-free light-load operation, DC auto-tune loop for ±1% reference accuracy under line/load variation, integrated power-good (PG) open-drain signal, and QFN-12 (2mm×3mm) thermal performance (θJA = 70°C/W).
Technical Context
The MP8756GD-Z employs adaptive COT control with internal ramp compensation and DC auto-tune feedback correction-enabling stable regulation with ceramic or POSCAP output capacitors without external compensation. Its valley-current OCP uses the low-side MOSFET's RDS(ON) for cycle-by-cycle protection at 9–12A.
Ultrasonic Mode (USM) activates when MODE is floating, dynamically shrinking on-time to maintain switching above 20kHz during light load; PFM/PWM mode selection is implemented via MODE pin logic thresholds (0.4V/1.2–1.9V/2.6V), while EN enables full-cycle soft-start and output discharge via an internal 6Ω FET.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 26V - supports wide industrial and computing input rails including 12V and 19V adapters. |
| Output Current | 6A continuous - delivers full rated current without derating up to +125°C junction temperature. |
| Quiescent Current | 117µA - enables >100-hour battery standby in always-on system rails. |
| Switching Frequency | 700kHz - balances EMI filtering size and efficiency; fixed in PWM mode, variable in PFM/USM. |
| Reference Voltage | 600mV ±1% - ensures precise output setting across temperature and line/load conditions. |
| OCP Threshold | 9–12A valley current - protects against short-circuit and overload with minimal sensing component count. |
| Thermal Shutdown | 150°C with 25°C hysteresis - provides non-latching overtemperature recovery for robust field operation. |
Pinout & Package
MP8756GD-Z is housed in a thermally enhanced QFN-12 package (2mm × 3mm, 0.5mm pitch) with exposed thermal pad (PGND-connected) for low θJA (70°C/W) and high-power density mounting.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (1) | Power input rail | Accepts 4.5–26V; requires ≥2-layer PCB trace and bulk input capacitance near pin. |
| PGND (2) | Power ground return | Kelvin-sense path for low-side current detection; must connect directly to thermal pad and high-current return plane. |
| PG (3) | Open-drain status flag | Asserts low during startup/fault; pulls high after 500µs delay when VFB reaches 95% of VREF. |
| NC (4) | No-connect terminal | Must remain unconnected and floating; no internal connection or function. |
| VOUT (5) | Output voltage sense | Kelvin feedback node; routed away from SW to avoid noise coupling into regulation loop. |
| MODE (6) | Operating mode select | Determines USM-enabled PFM (float), USM-disabled PFM (GND), or forced PWM (>2.6V). |
| SW (7) | Switch node | Drives external inductor; swings from −0.3V to VIN+0.3V; requires minimized copper area and tight layout. |
| BST (8) | Bootstrap supply | Connects to SW via 0.1µF ceramic capacitor to enable high-side gate drive above VIN. |
| VCC (9) | Internal LDO output | Powers control circuitry; requires ≥1µF X7R/X5R ceramic decoupling placed <1mm from pin. |
| AGND (10) | Analog ground reference | Separate Kelvin return for FB/EN/MODE; tied to PGND only at single point near IC. |
| FB (11) | Feedback input | Sets output voltage via resistor divider; internal 600mV reference enables 0.6V–5.5V adjustable outputs. |
| EN (12) | Enable control | Active-high digital input; initiates soft-start and enables output discharge when pulled low. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Delivers <10µs load transient response without external loop compensation components. |
| DC auto-tune loop | Maintains ±1% output accuracy over ±10% line change and 0–6A load step without trimming. |
| Ultrasonic Mode (USM) | Forces minimum 20kHz switching during light load to eliminate audible coil whine in portable devices. |
| Integrated output discharge | Uses internal 6Ω FET to safely bleed stored energy from output caps when EN is deasserted. |
| Stable with ceramic output caps | Internal ramp compensation eliminates need for ESR-based damping networks in compact designs. |
Applications
| Laptop CPU Core Rail | Tablet SoC Power Supply |
|---|---|
Use Scenario: Regulating 1.0V/6A core voltage for Intel Core i5/i7 or AMD Ryzen mobile processors under dynamic DVFS load steps. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing transient response, thermal throttling coordination, and power-good sequencing with host PMIC. Use Value: Adaptive COT ensures <10µs recovery from 0→6A load step; USM prevents audible noise during idle screen-saver states. | Use Scenario: Generating 1.2V/4A SoC rail in Android tablets with aggressive battery life targets and thin mechanical envelopes. IC Role / Device Role / Timing Role: High-density, low-IQ step-down regulator enabling >100-hour standby via 117µA quiescent current and deep PFM sleep. Use Value: QFN-12 (2×3mm) footprint saves >30% board area vs. legacy SO-8 solutions; integrated discharge avoids external FET BOM cost. |
| Networking System PoL Converter | Flat-Panel Display Logic Supply |
Use Scenario: Point-of-load conversion for FPGA I/O banks or switch ASIC SerDes supplies requiring tight ripple and fast transient immunity. IC Role / Device Role / Timing Role: Secondary buck regulator downstream of 12V intermediate bus, synchronized via MODE pin to reduce system-level EMI peaks. Use Value: 700kHz fixed-frequency PWM mode enables predictable filter design; ±1% VREF ensures compliance with JEDEC DDR4/5 VDDQ tolerance. | Use Scenario: Powering display timing controller (TCON) and backlight driver logic in 4K LCD panels with strict EMI limits. IC Role / Device Role / Timing Role: Main 3.3V/3A logic rail converter operating in forced PWM to suppress sub-harmonic noise in sensitive analog video paths. Use Value: MODE pin hardwired to >2.6V enables deterministic 700kHz operation; PG signal coordinates TCON initialization sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RT7295BGJ8F | 4.5–36V input, 5A output, 120µA IQ, 650kHz fSW; uses peak-current-mode control instead of COT. | Lacks USM and DC auto-tune; requires external compensation for ceramic caps. | Preferred where higher input voltage margin (36V) is needed and audible noise is not critical. |
| TPS546B24RVFT | 4–18V input, 10A output, 15µA IQ, 300–2MHz programmable fSW; includes PMBus interface and telemetry. | Requires external MOSFETs and digital configuration; significantly higher BOM cost and complexity. | Selected when remote monitoring, dynamic voltage scaling, or multi-rail coordination is required. |
Compared with RT7295BGJ8F and TPS546B24RVFT, MP8756GD-Z offers superior light-load acoustic performance via USM, simpler layout due to integrated MOSFETs and internal compensation, and optimal balance of size, efficiency, and cost for volume consumer electronics.
Availability
MP8756GD-Z is available at Aetrix Electronics and suitable for laptop computer, tablet PC, and flat-panel television power supply designs requiring stable component supply, RoHS-compliant packaging, and long-term production continuity.
Supply support for MP8756GD-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over 20 years of leadership in DC/DC conversion and motor control.
The MP8756 belongs to MPS' high-current monolithic buck converter product line, designed specifically for space-constrained, high-efficiency computing and consumer electronics power rails demanding low IQ, fast transient response, and robust protection.
FAQ
What is the recommended input capacitor configuration for MP8756GD-Z?
A minimum 22µF X7R ceramic capacitor placed within 3mm of VIN and PGND pins is required, supplemented by a bulk electrolytic (≥100µF) if input source impedance exceeds 50mΩ. Layout must use wide traces and multiple vias to minimize loop inductance and prevent voltage spikes during high di/dt switching events.
How does the DC auto-tune loop improve regulation accuracy?
The DC auto-tune loop continuously adjusts the internal reference comparator threshold to force VFB to match 600mV, compensating for DC errors from resistor divider drift, PCB trace resistance, and temperature-induced MOSFET RDS(ON) shifts-achieving ±1% output accuracy across full line/load/temperature range without manual calibration.
Can MP8756GD-Z operate with a 0.68µH inductor at 6A output?
Yes-the datasheet specifies 0.68µH (3.1mΩ DCR) as the standard inductor for 1V/6A operation. Peak inductor current remains below 12A OCP threshold, and saturation current rating must exceed 8.5A to ensure margin under worst-case VIN=4.5V, VOUT=1V transients.
What is the purpose of the VOUT pin, and how should it be routed?
VOUT is a dedicated Kelvin sense node for output voltage feedback, separate from PGND. It must be routed as a narrow, shielded trace ≥25mil wide, avoiding proximity to SW and power planes, with no vias-ensuring accurate regulation by eliminating IR drop errors from high-current PGND paths.
Does MP8756GD-Z support pre-biased output startup?
Yes-it detects pre-biased outputs during EN assertion and disables both HS- and LS-FET switching until the internal reference voltage ramps above the sensed VFB level, preventing reverse current flow and ensuring monotonic startup without output voltage overshoot.
How is ultrasonic mode (USM) enabled and verified in layout?
USM activates automatically when MODE pin is left floating (high-impedance). To verify, measure SW node with oscilloscope during light load: frequency must remain ≥20kHz, and burst-mode intervals must show consistent 20–40µs off-periods before next on-pulse-confirming audible-noise suppression.
What thermal derating applies above +85°C ambient?
At +85°C ambient, maximum continuous output current reduces to 5.2A (derated 13%) based on θJA=70°C/W and TJ(MAX)=125°C. Above +100°C, output current must be limited to ≤4.0A to maintain junction temperature below 125°C with standard 4-layer PCB cooling.
MP8756GD-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 12-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 26V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 6A
- Frequency - Switching:
- 700kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-QFN (2x3)
MP8756GD-Z FAQ
1.How can I place an order for MP8756GD-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP8756GD-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP8756GD-Z reliable?
The price and inventory of MP8756GD-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP8756GD-Z is usually 5 days.
3.What payment methods are accepted for MP8756GD-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP8756GD-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP8756GD-Z?
MP8756GD-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP8756GD-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP8756GD-Z?
For technical support, including MP8756GD-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP8756GD-Z requirements.
6.How does Aetrix verify that MP8756GD-Z is sourced from the original manufacturer or authorized distributors?
All MP8756GD-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP8756GD-Z meets industry standards.
7.What is the process for return or replacement of MP8756GD-Z?
All MP8756GD-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP8756GD-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP8756GD-Z part is unused and in its original packaging.
Return procedure for MP8756GD-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP8756GD-Z Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

