Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Monolithic Power Systems Inc. MP8760GL-Z

Name: MP8760GL-Z
Brand: Monolithic Power Systems Inc.
SKU: MP8760GL-Z
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MP8760GL-Z

Manufacturer:: Monolithic Power Systems Inc.

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 13-VFQFN

Datasheet:: MP8760GL-Z.pdf

Description:: IC REG BUCK ADJ 6A 13QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,844

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MP8760GL-Z from Monolithic Power Systems is a fully integrated, synchronous step-down DC/DC converter delivering 6A output current with 2.5V–18V input range (external 5V bias) or 4.5V–18V (internal bias), 0.611V–13V adjustable output, and Constant-On-Time (COT) control for ultrafast transient response in compact power rails for set-top boxes and small-cell base stations.

For engineers reviewing the MP8760GL-Z datasheet, MP8760GL-Z pinout, MP8760GL-Z application, or MP8760GL-Z equivalent, key selection criteria include its 28mΩ/16mΩ internal MOSFET R_DS(ON), non-latch OCP/OVP/thermal shutdown, programmable 200kHz–1MHz switching frequency via FREQ pin, and pre-bias startup capability for reliable system power sequencing.

Technical Context

The MP8760GL-Z implements adaptive COT control without an external oscillator, using input-voltage feed-forward through the FREQ pin to maintain stable switching frequency across input variations. Its dual current-limit protection includes 6.5–8.5A low-side valley limit and −4A to −1A negative current limit for robust overload handling.

It integrates a 4.8V internal LDO (VCC) with 3.75–4.05V UVLO threshold, open-drain PG signal with 2.5ms delay and 87–94% rising threshold, and soft-start controlled by external capacitor with 16–25µA charging current - all supporting monotonic startup into pre-biased outputs.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.5V–18V (with external 5V bias) or 4.5V–18V (with internal bias): enables flexible rail sourcing in multi-supply systems
Output Current	6A continuous: supports high-current FPGA core or SoC I/O rails without external current sharing
Output Voltage Range	0.611V–13V (adjustable via FB resistor divider): covers DDR memory, CPU cores, and peripheral ICs
Switching Frequency	200kHz–1MHz (programmable via FREQ pin resistor): balances efficiency vs. size of LC filter components
R_DS(ON) (HS/Low-Side)	28mΩ / 16mΩ at T_J=25°C: reduces conduction loss and thermal stress at full load
Reference Voltage Accuracy	±1% over −40°C to +125°C junction range: ensures tight output regulation across industrial temperature operation
Soft-Start Charging Current	16–25µA: allows precise ramp time control with external SS capacitor for inrush current limiting

Pinout & Package

MP8760GL-Z is housed in a thermally enhanced 3mm×4mm QFN-13 package with exposed thermal pad (PGND-connected), optimized for high-power density PCB layouts requiring minimal external components.

Pin/Terminal	Circuit Role	Design Meaning
EN	Enable control input	Digital ON/OFF control; internal hysteresis (250mV) prevents chatter; requires pull-up for automatic startup
FREQ	Switching frequency programming	Resistor-to-IN connection sets ON-time and stabilizes frequency via line feed-forward compensation
FB	Feedback voltage sensing	Monitors output via resistor divider; enables OVP detection and regulates output to 0.611V reference
SS	Soft-start timing control	External capacitor charged at 20µA sets controlled V_OUT ramp rate to prevent inrush and overshoot
PG	Power-good status indicator	Open-drain output asserts HIGH after 2.5ms delay when V_FB ≥ 91% V_REF; signals system readiness
VCC	Internal 4.8V LDO output	Powers control circuitry; bypassed with ≥1µF X7R ceramic; disabled when external 5V bias applied
BST	Bootstrap supply node	Capacitor between BST and SW provides floating gate drive for high-side MOSFET during PWM cycle
SW	Power switch node	Connects to inductor and bootstrap capacitor; swings from GND to VIN; requires wide copper pour
PGND	Power ground reference	High-current return path for output stage; must be low-inductance connection to thermal pad
AGND	Analog ground reference	Separate low-noise ground for feedback and control circuits; isolated from PGND in layout
IN	Main input supply	Accepts 2.5V–18V; requires local ceramic decoupling; wide trace and multiple vias for low impedance

Key Features

Feature	Design Value
Proprietary switching-loss-reduction technique	Minimizes dead-time losses and shoot-through risk via internally generated adaptive dead-time control
Pre-bias start-up support	Disables switching until SS voltage exceeds pre-existing V_OUT, ensuring monotonic rise into loaded rails
Non-latch OCP, OVP, and thermal shutdown	Auto-retry hiccup mode during overload; exits protection once fault clears - no manual reset required
Adaptive COT control	Eliminates external compensation network; achieves <10µs load transient recovery without loop tuning
Programmable soft-start time	Adjustable ramp duration via external SS capacitor avoids current-limit tripping during power-up

Applications

Set-Top Box Power Rails

XDSL Modem Core Supply

Use Scenario: Powers video decoder SoC and memory subsystems in consumer STB platforms with strict EMI and thermal constraints.

IC Role / Device Role / Timing Role: Primary buck regulator delivering 1.1V/6A to SoC core and 3.3V/3A to interface logic via secondary LDOs.

Use Value: High efficiency (>92% at 12V_IN/1.1V_OUT/3A) and small 3×4mm footprint reduce board area and heat sink requirements.

Use Scenario: Supplies DSL line driver and PHY processor in broadband access equipment operating from 12V wall adapter.

IC Role / Device Role / Timing Role: Main point-of-load converter generating 1.2V/6A for DSP core with fast load-step response to burst data traffic.

Use Value: Adaptive COT control delivers <15µs recovery from 0→6A step, maintaining <±2% output deviation.

Small-Cell Base Station RF Front-End

Distributed Power System for Industrial PLC

Use Scenario: Provides clean, low-noise 5V/6A supply to RF transceiver modules in LTE/5G pico-cells deployed in temperature-variable enclosures.

IC Role / Device Role / Timing Role: High-efficiency intermediate bus converter feeding downstream POLs; operates from 12V backplane.

Use Value: 1% reference accuracy and thermal shutdown at 150°C ensure stable operation across −40°C to +85°C ambient range.

Use Scenario: Delivers isolated 3.3V/6A to microcontroller and sensor interface cards in modular PLC backplanes with shared 24V input.

IC Role / Device Role / Timing Role: Centralized DC/DC stage enabling hot-swap capable power distribution with PG signaling for system health monitoring.

Use Value: Open-drain PG output synchronized to V_OUT regulation enables coordinated power sequencing with FPGA configuration logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous step-down converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MP2236DJ-LF-P	6A, 4.5V–18V input, 0.6V–13V output, 200kHz–2.2MHz f_SW, QFN-16 (3×4mm), lower quiescent current (25µA)	Higher max switching frequency enables smaller inductors; lacks pre-bias startup and has different EN UVLO behavior	Preferred for new designs requiring higher f_SW headroom and lower light-load power draw
RT7297CHZSP	6A, 4.5V–18V input, 0.6V–13V output, 600kHz fixed f_SW, SOP-8 package, no FREQ pin adjustability	SOP-8 limits thermal performance at full load; no programmable soft-start or PG signal	Suitable only for cost-sensitive, space-tolerant applications where thermal margin >15°C exists

Compared with MP8760GL-Z, MP2236DJ-LF-P offers broader frequency range and lower IQ but omits pre-bias startup, while RT7297CHZSP trades flexibility and features for package simplicity and cost - making MP8760GL-Z optimal for thermally constrained, high-reliability designs needing monotonic startup and comprehensive protection.

Availability

MP8760GL-Z is available at Aetrix Electronics and suitable for set-top box power management, small-cell base station RF supplies, and industrial distributed power systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for MP8760GL-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.

The MP8760 belongs to MPS's high-current synchronous buck converter product line, engineered for compact, efficient point-of-load regulation in space-constrained consumer, telecom, and industrial equipment where thermal performance and transient response are critical.

FAQ

What is the recommended PCB layout practice for MP8760GL-Z thermal management?

Use a solid 3mm×4mm thermal pad connected directly to a large internal or bottom-layer copper pour tied to PGND. Place input and output capacitors within 3mm of respective pins, route IN/SW/PGND with ≥15mil traces and multiple thermal vias, and isolate AGND from PGND except at a single star point near the IC to minimize noise coupling.

Can MP8760GL-Z operate with a 2.5V input supply?

Yes - only when an external 5V bias is applied to the VCC pin, which disables the internal LDO and extends the input range down to 2.5V. Without external VCC bias, the minimum input is 4.5V due to internal LDO requirements and UVLO thresholds.

How does the MP8760GL-Z handle light-load efficiency?

It enters skip mode below critical load, where the low-side MOSFET turns off when inductor current reaches zero, reducing switching losses. The current modulator limits reverse current to <−1mA, allowing output capacitors to discharge slowly and improving no-load efficiency versus forced PWM operation.

What is the maximum allowable resistance on the EN pin for automatic startup?

When connecting EN to IN via a pull-up resistor only, R_UP must be ≤ (V_IN − 6V)/1mA per datasheet Equation 13. For a 12V input, R_UP ≤ 6kΩ; however, typical designs use 100kΩ with a parallel 20kΩ pull-down to set V_START = 9V per Equation 11, staying well within safe clamp current limits.

Does MP8760GL-Z support output voltage tracking during power sequencing?

No - it lacks dedicated tracking pins or external sync inputs. Output voltage follows the FB resistor divider ratio only. For tracking, external circuitry (e.g., active feedback injection into FB) or a companion sequencer IC is required; the device does not natively coordinate with other regulators' ramp profiles.

What failure modes trigger non-latch shutdown versus hiccup mode?

Over-current events activate hiccup mode (auto-retry with soft-start discharge), while over-voltage protection above 130% V_REF and thermal shutdown above 150°C enter non-latch OFF - both resume normal operation automatically once the fault condition clears and EN remains asserted.

Is the MP8760GL-Z pin-compatible with the MP8760GLE-Z variant?

No - MP8760GL-Z uses a 13-pin QFN (not recommended for new designs), while MP8760GLE-Z uses a 16-pin QFN with relocated PGND, SW, and BST pins. Pin functions differ: e.g., SW is pin 3 in 13-pin but pins 9/14 in 16-pin; layout redesign is mandatory for migration.

MP8760GL-Z Specifications

Product attributes: Attribute value

Manufacturer:: Monolithic Power Systems Inc.

Series:: -

Package/Case:: 13-VFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 4.5V

Voltage - Input (Max):: 18V

Voltage - Output (Min/Fixed):: 0.611V

Voltage - Output (Max):: 13V

Current - Output:: 6A

Frequency - Switching:: 200kHz ~ 1MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 13-QFN (3x4)

MP8760GL-Z FAQ

1.How can I place an order for MP8760GL-Z through Aetrix?

Please submit a Request for Quotation (RFQ) for MP8760GL-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MP8760GL-Z reliable?

The price and inventory of MP8760GL-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP8760GL-Z is usually 5 days.

3.What payment methods are accepted for MP8760GL-Z?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP8760GL-Z transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MP8760GL-Z?

MP8760GL-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MP8760GL-Z order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MP8760GL-Z?

For technical support, including MP8760GL-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP8760GL-Z requirements.

6.How does Aetrix verify that MP8760GL-Z is sourced from the original manufacturer or authorized distributors?

All MP8760GL-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP8760GL-Z meets industry standards.

7.What is the process for return or replacement of MP8760GL-Z?

All MP8760GL-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP8760GL-Z, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MP8760GL-Z part is unused and in its original packaging.

Return procedure for MP8760GL-Z:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…