Monolithic Power Systems Inc. MP8764GLE-P
- Part No.:
- MP8764GLE-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 16-PowerVFQFN
- Datasheet:
-
MP8764GLE-P.pdf
- Description:
- IC REG BUCK ADJ 12A 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP8764GLE-P from Monolithic Power Systems is a high-efficiency, 12A synchronous step-down DC/DC converter with latch-off over-current protection (OCP), operating from 4.5V–18V input and delivering adjustable output from 0.611V to 13V. It integrates high- and low-side MOSFETs (RDS(ON) = 21 mΩ / 7 mΩ), uses adaptive Constant-On-Time (COT) control for ultrafast transient response, and supports programmable switching frequency (200 kHz–1 MHz) via external resistor on FREQ pin. Used in flat-panel TV power rails and small-cell base station intermediate bus conversion.
For engineers reviewing the MP8764GLE-P datasheet, MP8764GLE-P pinout, MP8764GLE-P application, or MP8764GLE-P equivalent, key selection criteria include latch-off OCP behavior, 12A continuous output capability at +125°C junction, COT-based light-load efficiency in skip mode, and QFN-16 (3×4 mm) thermal performance with θJA = 46°C/W.
Technical Context
The MP8764 employs adaptive COT control without an internal oscillator-switching frequency is set by feed-forward compensation through the FREQ pin and remains stable across input voltage variation. Its dual current-limit architecture includes high-side peak, low-side valley (12 A), and low-side negative (–2.5 A) thresholds, with latch-off activation after 180 µs of sustained overcurrent or VFB < 300 mV during fault.
Internal 4.8 V LDO powers control circuitry (VCC UVLO = 3.9 V, hysteresis = 600 mV); soft-start is capacitor-programmable via SS pin (20 µA charging current); and power-good (PG) provides open-drain status with 97% rising/90% falling thresholds and 2.5 ms delay. Pre-bias startup ensures monotonic ramp into pre-charged outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 12 A continuous-supports high-power SoC or FPGA core rails without external current sharing. |
| Input Voltage Range | 4.5 V to 18 V with internal bias-enables direct connection to 5 V, 12 V, or PoE-derived supplies. |
| Output Voltage Range | 0.611 V to 13 V-covers DDR memory, CPU cores, and auxiliary logic rails via resistor divider on FB. |
| Switching Frequency | 200 kHz to 1 MHz-adjustable via FREQ pin resistor; higher frequencies reduce LC filter size but increase switching loss. |
| Reference Voltage Accuracy | ±1.5% over –40°C to +125°C-ensures tight output regulation across industrial temperature range. |
| Thermal Shutdown | 150°C with 25°C hysteresis-prevents permanent damage during overload or poor heatsinking. |
| OCP Type | Latch-off-halts switching until EN cycle or power recycle; prevents thermal runaway under short-circuit. |
Pinout & Package
MP8764GLE-P is housed in a thermally enhanced 16-pin QFN package (3 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. The package supports high-current routing via multiple PGND and IN pins and enables compact layout with minimal trace inductance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable control input | Digital ON/OFF control; internal pull-down; requires external pull-up or divider for automatic startup at defined VIN threshold. |
| FREQ (Pin 2) | Frequency programming node | Connects to IN via resistor to set CCM switching frequency and enable line feed-forward compensation. |
| FB (Pin 3) | Feedback sensing input | High-impedance (100 nA) node for resistor-divider output voltage monitoring; placement critical for noise immunity. |
| SS (Pin 4) | Soft-start timing capacitor | 20 µA internal current source charges external cap to control output voltage ramp rate and avoid inrush current limit. |
| AGND (Pin 5) | Analog ground reference | Separate ground for control circuitry; must be star-connected to PGND near IC to minimize noise coupling. |
| PG (Pin 6) | Power-good open-drain output | Indicates VOUT within ±3% of target (97%/90% thresholds); requires external pull-up to ≤5.5 V. |
| VCC (Pin 7) | Internal LDO output | 4.8 V ±1.5% regulated supply for gate drivers and logic; decoupled with ≥1 µF X7R ceramic. |
| BST (Pin 8) | Bootstrap capacitor connection | Forms floating supply for high-side driver; requires 0.1 µF ceramic between BST and SW. |
| IN (Pins 9,14) | Main power input | Accepts up to 18 V; dual pins reduce IR drop and improve thermal dissipation under 12 A load. |
| PGND (Pins 10,11,12,13) | Power ground return | Four dedicated pins minimize ground impedance; must connect directly to input/output capacitor grounds. |
| SW (Pins 15,16) | Switch node output | Drives external inductor; swings from ~0 V to VIN; requires wide copper pour and short traces to reduce EMI. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT Control | Eliminates external compensation network; achieves <10 µs load transient recovery with 12 A step while maintaining stability across input/output variations. |
| Latch-off Over-Current Protection | Prevents thermal runaway during sustained short-circuit by disabling switching until reset-critical for unattended telecom equipment. |
| Pre-Bias Startup | Allows safe power-up into systems where output rail is already charged (e.g., hot-swap backplanes), avoiding reverse current flow. |
| Programmable Soft Start | Capacitor-controlled ramp prevents inrush-induced current limit triggering and reduces stress on input capacitors and MOSFETs. |
| Integrated High/Low-Side MOSFETs | 21 mΩ/7 mΩ RDS(ON) enables >92% peak efficiency at 12 VIN/3.3 VOUT/12 A without external discrete switches. |
Applications
| Flat Panel Television | Small-Cell Base Station |
|---|---|
Use Scenario: Powering main SoC, DDR memory, and display interface ICs in 4K UHD TVs requiring clean, tightly regulated 1.1 V and 1.8 V rails. IC Role / Device Role / Timing Role: Primary intermediate bus converter stepping 12 V down to 1.1 V/1.8 V with fast transient response to handle video frame bursts. Use Value: Adaptive COT ensures <15 µs recovery from 0→12 A load steps, preventing visible screen artifacts or frame drops. | Use Scenario: Generating 3.3 V and 5 V rails for RF front-end modules, baseband processors, and fronthaul interfaces in outdoor 4G/5G small cells. IC Role / Device Role / Timing Role: High-current point-of-load regulator with latch-off OCP to survive lightning-induced surges on outdoor power feeds. Use Value: 12 A output and thermal shutdown (150°C) allow operation in sealed enclosures up to +85°C ambient without derating. |
| Personal Video Recorder | Distributed Power System |
Use Scenario: Supplying 1.2 V core voltage to multi-core ARM processors and 3.3 V to SATA controllers in DVRs with fanless thermal design. IC Role / Device Role / Timing Role: Main processor core regulator with pre-bias startup to support instant-on functionality from standby state. Use Value: Monotonic startup into pre-biased 1.2 V rail avoids reverse current and ensures deterministic boot sequence. | Use Scenario: Intermediate conversion stage in modular server PSUs or industrial PLCs distributing 12 V to multiple downstream POL converters. IC Role / Device Role / Timing Role: High-efficiency bulk converter feeding multiple downstream regulators; operates in CCM for predictable EMI profile. Use Value: Programmable 200 kHz–1 MHz frequency allows EMI filtering optimization and avoids sensitive bands like AM radio or wireless comms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ8764GL-A | Automotive-grade variant (AEC-Q100 qualified); identical electrical specs but extended temp range (–40°C to +150°C) and enhanced ESD robustness. | Required for automotive infotainment or ADAS ECUs; not suitable for cost-sensitive consumer designs. | Select when automotive qualification or extended junction temperature margin is mandatory. |
| RTQ2132BGQW | 12 A, 18 V buck with PMBus interface and digital telemetry; higher quiescent current (1.2 mA vs. 0.86 mA); no latch-off OCP (auto-retry). | Suitable for data center power management where telemetry and dynamic margining are needed. | Choose only if digital control, real-time telemetry, or auto-retry OCP behavior is required. |
Compared with MPQ8764GL-A, the MP8764GLE-P offers lower cost and standard industrial qualification, while RTQ2132BGQW trades latch-off safety for digital configurability-making MP8764GLE-P optimal for cost-constrained, safety-critical embedded power where analog reliability is prioritized.
Availability
MP8764GLE-P is available at Aetrix Electronics and suitable for flat panel television, small-cell base station, and personal video recorder designs requiring stable component supply, full production traceability, and long-term lifecycle support.
Supply support for MP8764GLE-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan.
The MP8764 belongs to MPS's high-current synchronous buck converter product line, engineered for space-constrained, thermally demanding applications such as consumer displays and telecom infrastructure where efficiency, reliability, and fast transient response are critical.
FAQ
What is the minimum recommended output capacitance for stable operation?
The MP8764GLE-P requires ≥22 µF total output capacitance with low-ESR ceramic or POSCAP types. For ceramic caps, external ramp compensation (R4/C4 network) is mandatory to ensure PWM-mode stability; for POSCAPs, ESR ≥ 7 mΩ is recommended per Equation 4 in the datasheet to avoid subharmonic oscillation.
Does MP8764GLE-P support forced continuous conduction mode (FCCM)?
No-MP8764GLE-P operates exclusively in adaptive COT mode with automatic transition between CCM and DCM (skip mode). It lacks a MODE pin or external control to force FCCM; light-load efficiency is optimized via natural frequency reduction and valley-current limiting rather than fixed-frequency operation.
How is latch-off OCP reset after triggering?
Latch-off OCP resets only upon removal and reapplication of input voltage or toggling the EN pin low then high. There is no internal auto-reset timer or retry mechanism-this ensures fault conditions are fully addressed before resuming operation, critical for system-level safety compliance.
Can the MP8764GLE-P operate with 2.5 V input?
Yes-but only with external 5 V bias applied to VCC pin. In this configuration, the internal LDO is disabled, allowing VIN as low as 2.5 V. Without external bias, minimum VIN is 4.5 V due to internal VCC generation requirements.
What is the maximum allowable BST capacitor voltage rating?
The BST capacitor must withstand up to VIN + 6 V (per Absolute Maximum Ratings), so for 18 V max input, a 35 V rated 0.1 µF X7R ceramic capacitor is recommended. Derating by ≥20% ensures reliability under voltage transients and temperature drift.
Is the PG signal active-high or active-low by default?
PG is an open-drain output and is active-low by default-pulled low when VOUT is within 97%–120% of target, and high-impedance (requiring external pull-up) when valid. It asserts low again if VFB falls below 90% or exceeds 120%, enabling simple power sequencing with external logic.
MP8764GLE-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.611V
- Voltage - Output (Max):
- 13V
- Current - Output:
- 12A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x4)
MP8764GLE-P FAQ
1.How can I place an order for MP8764GLE-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP8764GLE-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP8764GLE-P reliable?
The price and inventory of MP8764GLE-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP8764GLE-P is usually 5 days.
3.What payment methods are accepted for MP8764GLE-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP8764GLE-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP8764GLE-P?
MP8764GLE-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP8764GLE-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP8764GLE-P?
For technical support, including MP8764GLE-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP8764GLE-P requirements.
6.How does Aetrix verify that MP8764GLE-P is sourced from the original manufacturer or authorized distributors?
All MP8764GLE-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP8764GLE-P meets industry standards.
7.What is the process for return or replacement of MP8764GLE-P?
All MP8764GLE-P units undergo pre-shipment inspection (PSI). If there is an issue with MP8764GLE-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP8764GLE-P part is unused and in its original packaging.
Return procedure for MP8764GLE-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP8764GLE-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

