Monolithic Power Systems Inc. MP8765GQ-P
- Part No.:
- MP8765GQ-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 16-PowerVFQFN
- Datasheet:
-
MP8765GQ-P.pdf
- Description:
- IC REG BUCK ADJ 6A 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,645
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP8765GQ-P from Monolithic Power Systems is a fully integrated 5V–24V input, 6A synchronous step-down DC/DC converter with COT control, 1% reference voltage (604 mV), 500 kHz switching frequency, and QFN16 (3mm×3mm) package. It delivers high efficiency across load range in laptop power rails, tablet core supplies, and distributed 5V/3.3V systems.
For engineers reviewing the MP8765GQ-P datasheet, MP8765GQ-P pinout, MP8765GQ-P application, or MP8765GQ-P equivalent, key selection criteria include its hiccup-mode OCP, PFM/PWM mode selectability via MODE pin, internal 7 ms soft-start, output discharge capability, and ±100 mV PG threshold hysteresis for reliable power sequencing.
Technical Context
The MP8765GQ-P employs Constant-On-Time (COT) control with internal ramp compensation, enabling stable regulation with ceramic output capacitors and eliminating external ESR dependency. Its valley-current sensing OCP uses low-side MOSFET RDS(ON) (15 mΩ) as current-sense element, triggering hiccup mode upon sustained overcurrent.
It integrates dual MOSFETs (HS RDS(ON) = 38 mΩ, LS RDS(ON) = 15 mΩ), a 5V VCC LDO, open-drain PG with 0.5 ms delay, and thermal shutdown at 150°C with 25°C hysteresis. The MODE pin selects between forced PWM (≥2 V) and PFM (grounded) for light-load efficiency optimization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 5 V to 22 V - supports 12 V and 19 V adapter inputs without pre-regulation |
| Output Current | 6 A continuous - sustains full load at 1.05 V out with 1.2 µH inductor per typical design |
| Switching Frequency | 500 kHz (±100 kHz) - enables compact magnetics and predictable EMI profile |
| Reference Voltage | 604 mV ±6 mV - sets output accuracy to ±1% with external resistor divider |
| Soft-Start Time | 7 ms typical - prevents inrush current into downstream capacitance during power-up |
| OCP Threshold | 6.6 A typical valley current limit - protects against short-circuit with controlled hiccup recovery |
| Thermal Shutdown | 150°C junction temperature - non-latching shutdown with 25°C hysteresis for safe restart |
| Power Good Window | 85–95% of VREF (±10%) - provides precise output monitoring with 0.5 ms assertion delay |
Pinout & Package
MP8765GQ-P is housed in a thermally enhanced QFN16 package (3 mm × 3 mm, 0.5 mm pitch) with exposed thermal pad (pins 8 & 9). The package supports high-power density PCB layouts with low θJA = 70°C/W on 4-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VIN | Primary input supply rail | Accepts 5–22 V; requires local bulk decoupling; connects to high-side MOSFET source and internal LDO input |
| 2 PGND | Power ground return path | Low-impedance return for high di/dt switch node current; must be tied to exposed pad and input/output caps |
| 4 PG | Open-drain power-good indicator | Asserts high when VFB ≥ 95% VREF; requires external pull-up to VCC; de-asserts if EN = low or VIN < 1.75 V |
| 6 MODE | PFM/PWM operation mode selector | Pull ≥2 V for forced PWM; tie to GND for automatic PFM at light load; float defaults to PWM |
| 7 VOUT | Output voltage sense point | Direct connection to output capacitor anode; minimizes trace inductance for accurate feedback |
| 10 BST | Bootstrap capacitor connection | Forms floating gate drive supply for high-side MOSFET; requires 0.1 µF X7R ceramic between BST and SW |
| 11 VCC | Internal 5 V LDO output | Supplies control circuitry; requires ≥1 µF ceramic decoupling close to pin; powers PG pull-up |
| 12 FB | Feedback input for output regulation | Monitors resistor divider from VOUT to AGND; 10–50 nA bias current enables high-impedance dividers |
| 13 EN | Enable/disable control input | Logic-high (>1.25 V) enables regulator; logic-low (<1.15 V) disables with output discharge; not to be floated |
| 14 AGND | Analog ground reference | Reference for internal bandgap and FB comparator; must connect FB divider ground here for best load regulation |
Key Features
| Feature | Design Value |
|---|---|
| Proprietary switching loss reduction | Reduces conduction and transition losses in both MOSFETs, enabling >92% peak efficiency at 12 VIN/1.05 VOUT |
| Output discharge via internal 6 Ω FET | Actively discharges VOUT when disabled or faulted-prevents backfeed and ensures clean power-down sequencing |
| Auto-retry OVP with dynamic regulation | Enters active discharge mode at 115% VREF, then saturates LS-FET at 130% VREF to clamp overvoltage without latch-off |
| 7 ms internal soft-start | Linearly ramps internal reference to prevent output overshoot and reduce stress on output capacitors during startup |
| Hiccup-mode overcurrent protection | Shuts down and auto-restarts after UVLO-triggered fault detection-limits average short-circuit power dissipation |
Applications
| Laptop Core Voltage Regulation | Tablet SoC Power Supply |
|---|---|
|
Use Scenario: Regulating 1.05 V core voltage for Intel Core i5/i7 or AMD Ryzen mobile processors under dynamic load transients up to 4 A/µs. IC Role / Device Role / Timing Role: Primary synchronous buck controller delivering regulated core rail with COT-based fast transient response and 7 ms soft-start for BIOS compatibility. Use Value: Maintains ±1% output accuracy across -40°C to +125°C while suppressing output voltage droop below 30 mV during 5 A load steps. |
Use Scenario: Generating 3.3 V I/O rail for ARM-based tablet applications with burst-mode display backlight and USB-C PD negotiation. IC Role / Device Role / Timing Role: High-efficiency step-down converter operating in PFM mode at standby (<10 mA) and PWM above 200 mA, synchronized via MODE pin. Use Value: Achieves >88% efficiency at 10 mA load and >93% at 2 A, reducing thermal load in thin-profile enclosures without external compensation. |
| Networking System PoE PD Converter | Distributed 5 V Power Subsystem |
|
Use Scenario: Secondary regulation stage in IEEE 802.3at/af powered device (PD) designs accepting 37–57 V input and stepping down to 5 V/3 A for Ethernet PHY and MCU. IC Role / Device Role / Timing Role: Isolated post-regulator following flyback or active clamp forward converter; accepts wide-input pre-regulated bus. Use Value: Withstands 24 V max input ripple and maintains PG assertion within 0.5 ms of valid output, enabling compliant PD classification handshake. |
Use Scenario: Local 5 V generation for FPGA I/O banks, DDR memory termination, and peripheral interfaces in industrial edge gateway boards. IC Role / Device Role / Timing Role: Point-of-load (POL) converter with output discharge and PG signaling for system-level power sequencing and fault isolation. Use Value: Internal 6 Ω discharge FET ensures VOUT falls below 0.5 V within 10 ms of EN deactivation, meeting IEC 62368-1 safe discharge requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RT6253BGQW | Fixed 500 kHz frequency, no MODE pin; 4.5–24 V input; 5 A output; requires external compensation network | Lacks PFM mode and internal ramp - less suitable for ultra-low-IQ battery-powered devices | Prefer MP8765GQ-P where light-load efficiency, ceramic-cap stability, and output discharge are required |
| TPS546B24RVFT | 40 V max input; 10 A output; PMBus interface; external VREF and compensation; larger 20-pin QFN | Targeted at high-end server VRMs - over-specified for cost-sensitive consumer power rails | Choose MP8765GQ-P for compact 6 A solutions without digital control overhead or footprint penalty |
Compared with RT6253BGQW and TPS546B24RVFT, MP8765GQ-P delivers optimal balance of integration (internal ramp, discharge FET, PG), efficiency across load range (PFM/PWM selectable), and minimal BOM count - making it ideal for space-constrained, thermally sensitive consumer and embedded power stages.
Availability
MP8765GQ-P is available at Aetrix Electronics and suitable for laptop computer power subsystems, tablet PC core voltage regulation, and networking system PoE PD converters requiring stable component supply, consistent parametric performance, and long-term lifecycle support.
Supply support for MP8765GQ-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with design centers in the US, China, and Taiwan, and global manufacturing partnerships.
The MP8765 belongs to MPS's high-current monolithic buck converter product line, engineered for compact, high-efficiency DC/DC conversion in portable and infrastructure equipment where thermal density, transient response, and reliability are critical.
FAQ
What is the maximum allowable input voltage for MP8765GQ-P?
The absolute maximum VIN rating is 24 V, but the recommended operating range is 5 V to 22 V per datasheet Section "Recommended Operating Conditions." Exceeding 22 V risks violating the 24.3 V VSW absolute max during switching transitions, especially with high dv/dt or layout parasitics.
Does MP8765GQ-P support external synchronization?
No - MP8765GQ-P does not include a SYNC pin or frequency modulation capability. Its Constant-On-Time architecture fixes nominal switching frequency at 500 kHz, with ±100 kHz variation due to input/output voltage and load conditions. External sync is unsupported.
How is output voltage adjusted, and what is the minimum programmable value?
VOUT is set by an external resistor divider from VOUT to AGND, connected to FB. With VREF = 604 mV, the minimum output is 0.604 V (when R2 = 0 Ω). Using standard 1% resistors, achievable outputs span 0.604 V to 5.5 V - e.g., 1.05 V with R1 = 75 kΩ and R2 = 100 kΩ.
What thermal derating applies above 25°C ambient?
Using θJA = 70°C/W, maximum continuous power dissipation drops linearly: PDMAX = (150°C − TA) / 70. At TA = 70°C, PDMAX = 1.14 W - limiting practical 6 A output to lower VOUT (e.g., 1.2 V) unless enhanced PCB copper or airflow is applied.
Can the PG pin be safely pulled up to 3.3 V instead of VCC?
Yes - PG is open-drain and rated for ≤5.5 V. However, pulling up to 3.3 V prevents PG from de-asserting (going low) when EN = low or VIN < 1.75 V, per datasheet Note in Pin Function table. For guaranteed fault indication, pull-up to VCC (5 V) is required.
Is the exposed thermal pad (pins 8 & 9) electrically connected internally?
Yes - the exposed pad is internally connected to PGND and must be soldered to a solid PGND copper plane with ≥4 thermal vias. It is not isolated; connecting it to any other net violates thermal and electrical specifications and may cause malfunction or damage.
What happens during output pre-bias startup?
When VOUT is pre-biased above the target voltage at EN assertion, MP8765GQ-P inhibits switching until the internal reference voltage ramps above the sensed FB voltage. This prevents reverse current flow and ensures monotonic startup without output overshoot or inductor saturation.
MP8765GQ-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 16-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 5V
- Voltage - Input (Max):
- 22V
- Voltage - Output (Min/Fixed):
- 0.604V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 6A
- Frequency - Switching:
- 500kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
MP8765GQ-P FAQ
1.How can I place an order for MP8765GQ-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP8765GQ-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP8765GQ-P reliable?
The price and inventory of MP8765GQ-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP8765GQ-P is usually 5 days.
3.What payment methods are accepted for MP8765GQ-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP8765GQ-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP8765GQ-P?
MP8765GQ-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP8765GQ-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP8765GQ-P?
For technical support, including MP8765GQ-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP8765GQ-P requirements.
6.How does Aetrix verify that MP8765GQ-P is sourced from the original manufacturer or authorized distributors?
All MP8765GQ-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP8765GQ-P meets industry standards.
7.What is the process for return or replacement of MP8765GQ-P?
All MP8765GQ-P units undergo pre-shipment inspection (PSI). If there is an issue with MP8765GQ-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP8765GQ-P part is unused and in its original packaging.
Return procedure for MP8765GQ-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP8765GQ-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

