Monolithic Power Systems Inc. MP8794GLE-Z
- Part No.:
- MP8794GLE-Z
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 21-PowerVFQFN
- Datasheet:
-
MP8794GLE-Z.pdf
- Description:
- IC REG BUCK ADJ 20A 21QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,386
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP8794GLE-Z from Monolithic Power Systems is a fully integrated, synchronous step-down converter delivering up to 20A output current with 0.6V–5.5V adjustable output voltage, 600/800/1000kHz configurable switching frequency, and differential remote-sense capability for precision regulation in FPGA core power supplies.
For engineers reviewing the MP8794GLE-Z datasheet, MP8794GLE-Z pinout, MP8794GLE-Z application, or MP8794GLE-Z equivalent, key selection considerations include its adaptive constant-on-time (COT) control for ultra-fast transient response, programmable current limit via external resistor on CS pin, PGOOD active-clamp behavior during input failure, and QFN-21 (3mm×4mm) wettable flank package for automated optical inspection.
Technical Context
The MP8794 employs an internally compensated adaptive COT control architecture that eliminates external loop compensation while maintaining stability across wide VIN (4V–16V) and VOUT (0.6V–5.5V) ranges, even with zero-ESR ceramic output capacitors. Its valley-current sensing via CS pin enables cycle-by-cycle over-current protection with non-latch hiccup recovery.
It integrates high-side and low-side MOSFETs with RDS(ON) of 9mΩ and 3mΩ respectively, supports pre-bias start-up into powered loads, and implements output sinking mode (OSM) to regulate overshoot by actively sinking up to –5.5A through the LS-FET when VFB exceeds 104% of VREF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4V–16V with internal bias; enables direct operation from common intermediate bus rails without external VCC biasing. |
| Max Output Current | 20A continuous; supports high-power FPGA and ASIC core domains requiring stable, high-current DC/DC conversion. |
| Switching Frequency | 600/800/1000kHz selectable via MODE pin resistor; allows optimization of size vs. efficiency trade-off in compact PCB layouts. |
| Feedback Reference | 600mV ±6mV over –40°C to +125°C; ensures tight output voltage accuracy across temperature for sensitive digital loads. |
| Current Limit Accuracy | ±5% threshold at 1.2V on CS pin; enables precise, resistor-programmable OCP trip point matching system-level fault requirements. |
| Thermal Shutdown | 160°C with 30°C hysteresis; provides robust thermal protection while minimizing nuisance shutdowns during transient load spikes. |
| PGOOD Threshold | 92.5% of VREF rising; delivers reliable power-good assertion with 0.9ms delay, compatible with FPGA/ASIC power sequencing controllers. |
Pinout & Package
MP8794GLE-Z is housed in a thermally enhanced QFN-21 (3mm × 4mm) package with wettable flanks for solder joint inspection. The exposed thermal pad (pins 11–18 PGND) must be soldered to a large PCB copper area for optimal thermal performance (θJC = 4°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST (Pin 1) | Bootstrap supply | Connects external 1µF ceramic capacitor between BST and SW to generate floating gate drive voltage for high-side MOSFET. |
| CS (Pin 3) | Current sense input | Accepts resistor-to-AGND to set precise current limit threshold; supports programmable OCP from 10A to 24A. |
| MODE (Pin 4) | Frequency & light-load mode select | Resistor-to-AGND selects both switching frequency (600/800/1000kHz) and light-load mode (pulse skip or forced CCM). |
| REF/TRK (Pin 5) | Tracking reference input | Accepts external 0.3V–1.4V analog signal to enable voltage tracking; also sets soft-start time via external capacitor. |
| VSNS− (Pin 6) | Differential remote sense (−) | Connects directly to load ground return path to compensate for IR drop in output traces; improves regulation accuracy. |
| FB (Pin 7) | Feedback input | Monitors output via resistor divider; differential sensing with VSNS− enables <±1% load regulation over full 0–20A range. |
| EN (Pin 8) | Enable control | Logic-high (>1.22V) enables regulator; supports power sequencing and controlled shutdown with pre-bias start-up capability. |
| PGOOD (Pin 9) | Power-good indicator | Open-drain output clamped to ~0.8V during input failure; requires external pull-up for system monitoring and sequencing. |
| VIN (Pins 10,21) | Main input supply | High-current input pins; require parallel decoupling capacitors (e.g., three 10µF X5R ceramics) placed near package edge. |
| VCC (Pin 19) | Internal LDO output | 3.0V ±0.12V regulated supply for control circuitry; requires ≥1µF ceramic decoupling for stable operation. |
| SW (Pin 20) | Power switch node | Drives external 0.47µH inductor; connects to bootstrap capacitor and high-side MOSFET drain; demands wide copper pour routing. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive COT control | Eliminates need for external compensation network while delivering <10µs load transient response with minimal output voltage deviation. |
| Differential remote sensing | VSNS+/VSNS− inputs reduce output voltage error caused by PCB trace resistance, enabling ±0.5% regulation at point-of-load. |
| Programmable soft-start | 1ms minimum ramp time extendable via REF/TRK capacitor; prevents inrush current and ensures monotonic startup into pre-biased outputs. |
| Output voltage discharge | Integrated 80Ω discharge FET activates on EN deassertion, safely bleeding stored energy from output capacitors within milliseconds. |
| Non-latch protection suite | OCP, OVP, UVP, UVLO, and OTP all feature auto-retry hiccup mode-prevents latch-up while enabling self-recovery after fault removal. |
Applications
| FPGA Core Power Supply | Optical Module Bias Rail |
|---|---|
Use Scenario: Powers 7nm/5nm FPGA core logic requiring tightly regulated 0.8V @ 15A with <±1% tolerance and fast transient response to logic state changes. IC Role / Device Role / Timing Role: Primary synchronous buck regulator implementing voltage tracking from auxiliary rail and providing PGOOD for FPGA configuration sequencing. Use Value: Differential remote sensing maintains <±0.5% load regulation across 0–20A; adaptive COT achieves <15mV droop during 10A/µs load steps. | Use Scenario: Generates stable 3.3V bias for laser diode drivers and transimpedance amplifiers in 100G QSFP-DD optical modules with strict EMI limits. IC Role / Device Role / Timing Role: High-efficiency, high-density DC/DC converter operating at 1MHz to minimize filter footprint while meeting CISPR-32 Class B conducted emissions. Use Value: Forced CCM mode eliminates low-frequency ripple; QFN-21 package enables <120mm² solution size including inductor and capacitors. |
| Multi-Function Printer Engine Control | Wi-Fi 6E Access Point SoC Power |
Use Scenario: Supplies 1.1V @ 18A to printer SoC managing print engine timing, motor control, and image processing under bursty thermal loads. IC Role / Device Role / Timing Role: Main processor rail regulator with thermal foldback and output discharge to prevent residual voltage from interfering with cold reset sequences. Use Value: 160°C thermal shutdown with 30°C hysteresis avoids premature shutdown during short thermal excursions; discharge FET clears output in <5ms. | Use Scenario: Delivers 1.0V @ 12A to Wi-Fi 6E baseband SoC with dynamic voltage scaling (DVS) support and strict 20mV peak-to-peak ripple requirement. IC Role / Device Role / Timing Role: Programmable output voltage regulator using REF/TRK pin to track SoC VDD request signals and enable DVS transitions. Use Value: REF/TRK analog tracking enables seamless voltage transitions without output glitches; PGOOD delay matches SoC power-good timing window. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS546D24A | 4.5V–18V input, 60A max, PMBus interface, 3.3mm×4.5mm QFN; higher current, digital control, no wettable flanks. | Requires PMBus host controller; suited for systems needing telemetry, margining, and dynamic configuration. | Select when digital power management, multi-rail coordination, or >25A output is required-MP8794GLE-Z offers lower BOM count and simpler analog design. |
| RTQ2134B-QA | 2.7V–18V input, 20A max, AEC-Q100 Grade 1, 4mm×4mm QFN; automotive qualified, higher VIN max, no REF/TRK tracking. | Designed for automotive infotainment and ADAS; lacks voltage tracking and programmable soft-start capacitor interface. | Select for automotive applications requiring AEC-Q100 qualification; MP8794GLE-Z better fits industrial/commercial designs needing tracking and flexible soft-start. |
Compared with TPS546D24A and RTQ2134B-QA, MP8794GLE-Z delivers optimized analog simplicity-its integrated COT control, REF/TRK tracking, and wettable flank package reduce layout complexity and validation effort for high-volume commercial FPGA and optical module designs.
Availability
MP8794GLE-Z is available at Aetrix Electronics and suitable for FPGA core power, optical module bias rails, multi-function printer engine control, and Wi-Fi 6E access point SoC power requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for MP8794GLE-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance power management ICs, with over two decades of expertise in DC/DC converters, LED drivers, and motor drivers.
The MP8794 belongs to MPS's high-current monolithic buck converter product line, engineered specifically for demanding digital load applications-including FPGAs, ASICs, and optical transceivers-where integration, thermal performance, and transient response are critical.
FAQ
What is the minimum recommended output capacitance for MP8794GLE-Z?
The MP8794GLE-Z is stable with zero-ESR ceramic capacitors. Minimum recommended output capacitance is 282µF (e.g., six 47µF X5R 1206 MLCCs), based on 20A load step, 100kHz bandwidth, and <20mV ripple specification. Lower values may compromise transient response or stability under heavy load.
Can MP8794GLE-Z operate with only external 3.3V VCC bias and no internal LDO activation?
Yes-MP8794GLE-Z supports external 3.3V VCC bias across 3.12V–3.6V, enabling operation with VIN as low as 2.7V. In this mode, the internal 3V LDO is disabled, reducing quiescent current to 20µA in shutdown and improving light-load efficiency.
How does the negative inductor current limit function during light-load operation?
The MP8794GLE-Z limits negative inductor current to –18A for 200ns per cycle during pulse-skip mode. This prevents reverse conduction through the LS-FET body diode, minimizes shoot-through risk, and maintains control-loop stability when output current approaches zero.
Is the MODE pin compatible with standard resistor E-series values?
Yes-MODE resistor values for frequency selection (e.g., 30.1kΩ for 800kHz forced CCM) match standard 1% E96 series. MPS specifies ±20% tolerance, allowing use of common 1% resistors without trimming; layout should minimize parasitic capacitance on MODE trace.
What is the maximum allowable voltage on the REF/TRK pin during normal operation?
The REF/TRK pin accepts 0.3V–1.4V during regulation. Exceeding 1.4V risks damaging the internal amplifier; voltages below 0.3V disable tracking and revert to internal 600mV reference. During startup, REF/TRK must reach ≥600mV before FB regulation begins.
Does MP8794GLE-Z support output voltage margining?
No-MP8794GLE-Z does not support digital or analog margining. Its REF/TRK pin enables voltage tracking or soft-start extension but lacks dedicated margining inputs or PMBus interface. For margining, consider digital alternatives like TPS546D24A.
How is thermal performance affected by PCB copper area under the exposed pad?
Thermal resistance θJC drops from 12°C/W (JEDEC board) to 4°C/W (EVL8794-LE-00A evaluation board) with 4-layer PCB and 78mm×81mm thermal pad copper. Minimum recommended copper area is 100mm²; doubling area reduces junction temperature rise by ~15°C at 20A full load.
MP8794GLE-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 21-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 20A
- Frequency - Switching:
- 600kHz, 800kHz, 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 21-QFN (3x4)
MP8794GLE-Z FAQ
1.How can I place an order for MP8794GLE-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for MP8794GLE-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP8794GLE-Z reliable?
The price and inventory of MP8794GLE-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP8794GLE-Z is usually 5 days.
3.What payment methods are accepted for MP8794GLE-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP8794GLE-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP8794GLE-Z?
MP8794GLE-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP8794GLE-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP8794GLE-Z?
For technical support, including MP8794GLE-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP8794GLE-Z requirements.
6.How does Aetrix verify that MP8794GLE-Z is sourced from the original manufacturer or authorized distributors?
All MP8794GLE-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP8794GLE-Z meets industry standards.
7.What is the process for return or replacement of MP8794GLE-Z?
All MP8794GLE-Z units undergo pre-shipment inspection (PSI). If there is an issue with MP8794GLE-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP8794GLE-Z part is unused and in its original packaging.
Return procedure for MP8794GLE-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP8794GLE-Z Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

