Monolithic Power Systems Inc. MP9184AGL-P
- Part No.:
- MP9184AGL-P
- Manufacturer:
- Monolithic Power Systems Inc.
- Package:
- 22-PowerVFQFN
- Datasheet:
-
MP9184AGL-P.pdf
- Description:
- IC REG BOOST ADJ 19A 22QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,436
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MP9184AGL-P from Monolithic Power Systems is a 600kHz fixed-frequency, current-mode synchronous boost converter with integrated 10mΩ low-side MOSFET, input disconnect function, and programmable input average current limit. It operates from 3V to 20V input, delivers up to 22V output, supports 19A internal switch current limit, and targets high-efficiency power banks, Thunderbolt interfaces, and Bluetooth audio systems.
For engineers reviewing the MP9184AGL-P datasheet, MP9184AGL-P pinout, MP9184AGL-P application, or MP9184AGL-P equivalent, key selection criteria include its 19A internal current limit, QFN-22 (3mm × 4mm) thermal performance (θJA = 48°C/W), input disconnect capability for battery preservation, and external compensation for transient optimization across load and line variations.
Technical Context
The MP9184AGL-P implements peak current-mode control with a 600kHz fixed switching frequency and supports both internal current sensing (CLDR = GND) and external RSENSE-based average current limiting. Its synchronous rectification driver (SDR) operates from a bootstrap (BST) supply derived from OUT, enabling efficient high-current boost operation without external diode losses.
It integrates under-voltage lockout with programmable hysteresis (2.68V turn-on, 250mV hysteresis), thermal shutdown at 150°C with 25°C hysteresis, and dual-protection modes: linear charge current limiting during startup and boost-mode average input current regulation - all coordinated via CLDR and COMP voltage feedback loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3V to 20V - supports single-cell Li-ion (3.3V) through multi-cell battery and USB PD source inputs. |
| Switching Frequency | 600kHz (±15%) - enables compact magnetics (e.g., 1.5µH inductor) and balances efficiency vs. EMI. |
| Internal Switch RDS(on) | 10mΩ @ VGS = 5V - reduces conduction loss at high output current (e.g., <190mW at 10A). |
| Input Average Current Limit | Programmable via RSENSE; 54mV reference yields ~12A limit with 4.5mΩ resistor - prevents input source overload in power banks. |
| Shutdown Current | <1µA - preserves battery life during system sleep in portable devices. |
| Thermal Shutdown Threshold | 150°C with 25°C hysteresis - ensures safe recovery after overload without manual reset. |
| FB Reference Voltage | 1.225V ±11mV - enables precise output regulation (e.g., 12V ±1% with standard resistor divider tolerance). |
Pinout & Package
MP9184AGL-P is housed in a thermally enhanced QFN-22 package (3mm × 4mm, 0.5mm pitch) with exposed thermal pad for PCB heat dissipation. Pin assignments are validated per MPS Rev. 1.1 datasheet and confirmed on official Monolithic Power Systems documentation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST (Pin 1) | Bootstrap supply | Provides 5V gate drive for SDR; charged from OUT via internal diode - requires low-ESR BST capacitor. |
| SDR (Pin 2) | Synchronous rectifier driver | Complementary gate signal for external N-MOSFET; enables >95% efficiency at high load vs. Schottky diode. |
| OUT (Pin 3) | Output voltage sense & VDD source | Feeds feedback divider and powers VDD when VOUT > VIN - maintains low RDS(on) efficiency at low VIN. |
| EN (Pin 4) | Enable control with UVLO programming | 1.33V turn-on threshold; supports micro-power mode (1V) and programmable input UVLO hysteresis. |
| CLDR (Pin 5) | Input disconnect MOSFET driver | Controls external high-side MOSFET gate; floating or gate-connected enables input disconnect during short-circuit/shutdown. |
| SENSE (Pin 6) | Current sense input | Measures voltage drop across RSENSE between IN and SENSE - sets average input current limit. |
| SW (Pins 7,8,19–21) | Power switch node | Drain of internal 10mΩ MOSFET; connects to inductor and external rectifier - requires tight layout for EMI control. |
| PGND (Pins 9,10,17,18,22) | Power ground return | Low-impedance path for high di/dt switch current - must be tied to thermal pad and separated from AGND. |
| IN (Pin 11) | Main input supply | 3–20V input rail; requires local 10µF ceramic bypass near pin to suppress ripple and EMI. |
| VDD (Pin 12) | Internal bias supply | Powered from IN at startup, then from OUT; decoupled with ≥2.2µF ceramic capacitor for stable core operation. |
| COMP (Pin 13) | Loop compensation node | External RC network sets dominant pole/zero - enables optimization of transient response across 0.1–10A load steps. |
| FB (Pin 14) | Feedback input | Compares output divider voltage to 1.225V reference - determines regulated output voltage (e.g., 12V = 1.225V × (R1/R2 + 1)). |
| SS (Pin 15) | Soft-start control | Charged with 7µA current; controls ramp rate of COMP voltage and switching frequency - limits inrush current to <2A. |
| AGND (Pin 16) | Analog ground reference | Reference for FB, COMP, SENSE - must be star-connected to PGND at single point to avoid noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Input disconnect with CLDR driver | Isolates input from output during short-circuit or shutdown - prevents battery drain in power banks and POS terminals. |
| Programmable input average current limit | Set via RSENSE and 54mV reference - enables precise current capping (e.g., 10A for USB-C PD compliance) without overdesign. |
| External compensation (COMP pin) | Allows custom loop tuning for fast transient response in variable-load applications like Thunderbolt hot-plug events. |
| Ultra-low shutdown current (<1µA) | Extends shelf life and standby time in battery-powered accessories - critical for Bluetooth audio dongles and fuel cell monitors. |
| Integrated 10mΩ low-side MOSFET | Eliminates external switch and reduces BOM count - simplifies design while maintaining >92% efficiency at 5A/12V output. |
Applications
| Power Bank Charging Circuit | Thunderbolt Interface Power Delivery |
|---|---|
|
Use Scenario: Boosts 3.7V Li-ion battery to 12V/20V for USB-C PD output ports in portable power banks. IC Role / Device Role / Timing Role: Primary synchronous boost controller managing input disconnect, current-limited charging, and soft-start sequencing. Use Value: Enables 19A peak switch current and programmable input current limit to meet USB-IF PD 3.0 source requirements without external current-sense amplifiers. |
Use Scenario: Supplies regulated 5V/9V/15V/20V rails to Thunderbolt 3/4 host controllers and retimers in notebooks and docks. IC Role / Device Role / Timing Role: High-efficiency boost stage with fast transient response and hiccup-mode OCP for robust hot-plug resilience. Use Value: 600kHz switching and external COMP allow stable regulation during rapid load steps (e.g., 0→3A in <10µs), minimizing voltage droop. |
| Bluetooth Audio Transmitter | Fuel Cell Monitoring System |
|
Use Scenario: Generates clean 5V rail from single-cell battery for Bluetooth 5.0 audio codecs and Class-D amplifiers in wireless earbuds. IC Role / Device Role / Timing Role: Low-noise, low-quiescent-current boost regulator with input disconnect to prevent battery leakage during idle. Use Value: <1µA shutdown current and 1.225V FB reference enable ±1% output accuracy and multi-week shelf life in consumer audio. |
Use Scenario: Steps up variable 0.5–1.2V fuel cell stack output to stable 3.3V/5V for sensor interface and telemetry MCU in portable analyzers. IC Role / Device Role / Timing Role: Wide-input (3–20V) boost controller with programmable UVLO and thermal shutdown for unregulated DC sources. Use Value: 3V minimum start-up voltage and 150°C thermal protection ensure reliable operation despite fuel cell voltage sag and ambient temperature swings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RT4801BZQW | 40V max input, 2.5A internal switch, no input disconnect, 500kHz fixed frequency | Lacks CLDR-driven input isolation and programmable average current limit - unsuitable for battery-depletion-critical power banks | Choose RT4801BZQW only for low-current (≤2.5A), non-battery-isolation applications where cost is primary constraint. |
| TPS61088RHLR | 12.6V max output, 10A switch current, no external COMP, integrated soft-start only | Fixed compensation limits transient optimization; no CLDR pin - cannot implement input disconnect or precision average current limiting | Select TPS61088RHLR for space-constrained designs needing simple 10A boost without advanced protection or loop tuning. |
Compared with RT4801BZQW and TPS61088RHLR, MP9184AGL-P uniquely combines 19A switch capability, programmable input current limiting, and hardware-enforced input disconnect - making it the only choice for high-reliability, battery-sensitive 12–20V boost applications requiring field-proven fault containment.
Availability
MP9184AGL-P is available at Aetrix Electronics and suitable for power banks, Thunderbolt interface modules, and Bluetooth audio transmitters requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MP9184AGL-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Monolithic Power Systems (MPS) is a fabless semiconductor company specializing in high-performance analog and power ICs, with over two decades of leadership in DC/DC conversion and motor control solutions.
The MP9184A product line targets high-current, wide-input portable power applications - designed specifically to replace discrete boost stages with integrated protection, efficiency, and programmability for next-generation mobile accessories.
FAQ
What is the purpose of the CLDR pin, and how is it used in input disconnect mode?
The CLDR pin drives the gate of an external high-side N-MOSFET to physically isolate the input from the output during fault conditions or shutdown. When CLDR is left floating or connected to the MOSFET gate, the MP9184AGL-P regulates input current via RSENSE and pulls CLDR low upon overcurrent or EN deactivation - cutting off input power flow and preventing battery depletion in portable systems.
Can MP9184AGL-P operate with input voltage below 3V?
No. The absolute minimum operating input voltage is 3V per the datasheet's Recommended Operating Conditions. Below 3V, the internal bias circuitry fails to activate, and the device remains in UVLO. Startup requires VIN ≥ 2.68V (UVLO rising threshold), but sustained regulation only occurs above 3V due to gate drive and error amplifier headroom constraints.
How does the SDR pin interact with the BST pin, and what MOSFET parameters are critical for synchronous rectification?
SDR provides a complementary gate drive signal powered by the BST capacitor, which is charged from the OUT node. For reliable operation, the external synchronous rectifier MOSFET must have VGS(th) < 2.5V, low QG (<10nC), and RDS(on) ≤ 10mΩ - ensuring full enhancement with the 5V BST supply and minimizing switching losses during high-frequency (600kHz) operation.
What is the role of the SS pin during startup, and how does it affect inrush current?
The SS pin controls soft-start by charging an external capacitor with a constant 7µA current. This ramps the COMP voltage and gradually increases switching frequency from 150kHz to 600kHz, limiting peak inductor current and input surge. With typical 100nF SS capacitance, startup completes in ~14ms - reducing inrush to <2A and preventing input rail collapse in battery-fed systems.
Does MP9184AGL-P support output voltages higher than 22V?
No. The absolute maximum rated output voltage is 24V (per Absolute Maximum Ratings), and recommended operation caps VOUT at 22V. Exceeding 22V risks overstressing the internal 24V-rated SW MOSFET and violates the design margin for reliability - especially under thermal stress or line transients. External clamping or secondary regulation is required beyond this limit.
How is thermal performance affected by PCB layout, and what is the minimum copper area recommended for the thermal pad?
Thermal resistance θJA = 48°C/W assumes a 4-layer PCB with 1-in² (645 mm²) of 2-oz copper connected to the exposed thermal pad via ≥8 thermal vias (0.3mm diameter). Reducing copper area or using fewer vias increases junction temperature - e.g., halving copper area raises θJA by ~15°C/W, risking premature thermal shutdown at 10A continuous load.
What failure modes trigger hiccup protection versus latch-off, and how do they differ in recovery behavior?
Hiccup protection activates for sustained overcurrent (e.g., >0.5ms linear charge OCP) or VOUT < VIN during heavy load - causing 20–70ms shutdown/restart cycles until fault clears. Latch-off does not occur; all protections are auto-recovering. Thermal shutdown also uses hiccup (125°C restart threshold), while output overvoltage (>108% FB) recovers immediately once FB drops below 104% reference.
MP9184AGL-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Monolithic Power Systems Inc.
- Series:
- -
- Package/Case:
- 22-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 3V
- Voltage - Output (Max):
- 22V
- Current - Output:
- 19A
- Frequency - Switching:
- 600kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 22-QFN (3x4)
MP9184AGL-P FAQ
1.How can I place an order for MP9184AGL-P through Aetrix?
Please submit a Request for Quotation (RFQ) for MP9184AGL-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MP9184AGL-P reliable?
The price and inventory of MP9184AGL-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MP9184AGL-P is usually 5 days.
3.What payment methods are accepted for MP9184AGL-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MP9184AGL-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MP9184AGL-P?
MP9184AGL-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MP9184AGL-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MP9184AGL-P?
For technical support, including MP9184AGL-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MP9184AGL-P requirements.
6.How does Aetrix verify that MP9184AGL-P is sourced from the original manufacturer or authorized distributors?
All MP9184AGL-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MP9184AGL-P meets industry standards.
7.What is the process for return or replacement of MP9184AGL-P?
All MP9184AGL-P units undergo pre-shipment inspection (PSI). If there is an issue with MP9184AGL-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MP9184AGL-P part is unused and in its original packaging.
Return procedure for MP9184AGL-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MP9184AGL-P Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

