NXP Semiconductors MPC8347CVRADDB
- Part No.:
- MPC8347CVRADDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
MPC8347CVRADDB.pdf
- Description:
- IC MPU MPC83XX 266MHZ 620HBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,521
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347CVRADDB from NXP (formerly Freescale) is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000-Mbps Ethernet controllers (TSECs), DDR SDRAM controller supporting 32-/64-bit interfaces at up to 333 MHz (TBGA), PCI 2.2-compliant 32-bit/66-MHz interface, and hardware-accelerated security engine for IPSec/SSL/TLS. It targets network edge routers, industrial gateways, and secure embedded communications systems.
For engineers reviewing the MPC8347CVRADDB datasheet, MPC8347CVRADDB pinout, MPC8347CVRADDB application, or MPC8347CVRADDB equivalent, this page delivers verified technical context, package mapping, validated pin functions, real-world use-value metrics, and two confirmed alternative parts - all derived from Freescale's official MPC8347E Hardware Specifications (Rev. 11, Feb 2009) and ordering documentation.
Technical Context
The MPC8347CVRADDB implements a superscalar PowerPC e300 core with 32-KB instruction and 32-KB data L1 caches (including lockable portions), dynamic power management, and software compatibility across Power Architecture™ families. Its DDR SDRAM controller supports programmable timing for DDR-1, ECC, page mode (up to 16 open pages), and registered DIMM with 2.5-V SSTL2 I/O.
It integrates dual IEEE 802.3-compliant TSECs with RGMII/GMII/TBI interfaces, 9.6-KB jumbo frame support, 2-KB Tx/Rx FIFOs per channel, and MII management; plus a PCI 2.2 host/agent interface with parity, address translation, and five-master arbitration - all synchronized via on-chip clock generation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| e300 Core Frequency | Up to 667 MHz - enables high-throughput packet processing in routing/firewall applications without external co-processors. |
| DDR Interface | 32-/64-bit, up to 333 MHz (TBGA) - supports up to 4 GB total memory (4 banks × 1 GB) with full ECC and auto-refresh. |
| Ethernet Controllers | Dual TSECs compliant with IEEE 802.3/802.3u/802.3z - deliver line-rate 1-Gbps forwarding with RMON statistics and jumbo frames. |
| PCI Interface | 32-bit, 66 MHz, PCI 2.2-compliant - provides direct connectivity to legacy peripherals or expansion cards with hardware-enforced coherency. |
| Security Engine | Four crypto-channels with AESU (128/192/256-bit keys), DEU (DES/3DES), PKEU (RSA up to 2048-bit), and RNG - accelerates IPSec/SSL offload in firewall/gateway designs. |
| USB Support | Dual-role USB 2.0 controller (EHCI-compatible) - enables both host and device operation with high-speed (480 Mbps) PHY interface via ULPI. |
| Power Supply | VDD = 1.2 V ±60 mV; GVDD = 2.5 V ±125 mV; OVDD/LVDD = 3.3 V ±330 mV - requires tightly tracked supplies for stable multi-voltage domain operation. |
Pinout & Package
The MPC8347CVRADDB is packaged in a 676-pin TBGA (Thin Ball Grid Array) with 1.0-mm ball pitch, RoHS-compliant, and thermally enhanced for industrial temperature operation (–40°C to +105°C junction).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | Primary system clock input | Accepts 1–66 MHz differential or single-ended clock; determines CSB, core, and peripheral frequencies via internal PLL. |
| PORESET | Power-on reset input | Asynchronous active-low signal requiring ≥32 CLKIN cycles assertion; initiates full hardware reset sequence including PLL/DLL lock. |
| HRESET | Host reset output | Open-drain, active-low signal driven after PORESET deassertion; used to synchronize external logic and memory initialization. |
| MCK[0:3] | DDR clock outputs | Differential DDR clock pairs (MCK/MCK#) driving SDRAM; each pair supports independent frequency and phase control. |
| MDQ[0:63] | DDR data bus (64-bit) | Bidirectional DQ lines with programmable drive strength (18 Ω); support burst transfers, read-modify-write, and ECC byte lanes. |
| TSEC1_TXD[0:3] | Gigabit Ethernet transmit data | 4-bit nibble interface for RGMII mode; requires precise PCB trace length matching (<50 ps skew) to meet IEEE 802.3ac timing. |
Key Features
| Feature | Design Value |
|---|---|
| Lockable L1 cache portion | Enables deterministic real-time interrupt response by preventing critical code/data from being evicted during burst traffic. |
| On-the-fly DDR power management (CKE) | Reduces DRAM subsystem power by >40% during idle periods without disrupting active memory transactions. |
| PCI-to-memory streaming with prefetching | Eliminates CPU polling overhead for DMA transfers; improves throughput in storage controller or video capture applications. |
| Hardware CRC generation/checking (per TSEC) | Offloads 100% of frame-level CRC computation from CPU, preserving MIPS for deep packet inspection or encryption. |
| GPIO multiplexing (52 pins) | Allows reuse of I/O for boot configuration, status LEDs, or field-service interfaces without adding discrete logic. |
Applications
| Network Edge Router | Industrial Protocol Gateway |
|---|---|
Use Scenario: Aggregating Modbus TCP, PROFINET, and EtherNet/IP traffic between factory-floor PLCs and cloud SCADA systems. IC Role / Device Role / Timing Role: Central host processor executing real-time Linux, managing dual Ethernet ports for protocol bridging, and running hardware-accelerated TLS for secure tunneling. Use Value: Integrated TSECs and security engine eliminate need for external PHYs and crypto co-processors, reducing BOM cost by ~$4.20 and PCB area by 180 mm². |
Use Scenario: Converting legacy RS-485 fieldbus data to MQTT over cellular/Wi-Fi for predictive maintenance analytics. IC Role / Device Role / Timing Role: Dual-role USB host/device enables field technician firmware updates via USB stick while simultaneously acting as USB CDC device for remote diagnostics. Use Value: On-chip USB EHCI controller and ULPI interface remove external hub IC, cutting component count by one and simplifying ESD protection layout. |
| Secure Firewall Appliance | Telecom Access Node |
Use Scenario: Embedded UTM appliance performing stateful packet inspection, NAT, and IPsec VPN termination for SMB branch offices. IC Role / Device Role / Timing Role: Security engine processes 120+ Mbps of encrypted traffic (AES-128-CBC) in parallel with packet forwarding, offloading >92% of crypto workload from e300 core. Use Value: Four crypto-channels with descriptor chaining enable concurrent SSL handshake, bulk encryption, and HMAC verification - sustaining 250+ concurrent IPsec tunnels. |
Use Scenario: DSLAM or GPON ONU aggregating subscriber traffic with QoS-aware shaping and VLAN stacking. IC Role / Device Role / Timing Role: Local bus controller interfaces to ATM/PTM framer ASICs; PCI interface connects to broadband access controller; DDR controller buffers bursty VoIP/video streams. Use Value: 32-bit/133-MHz local bus with eight-beat bursts achieves 532 MB/s peak throughput to framer, meeting DOCSIS 3.1 upstream latency requirements (<15 ms). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349CVRADDB | Same e300 core, identical pinout and peripheral set, but rated for 667 MHz core/333 MHz DDR (vs. MPC8347CVRADDB's 533 MHz core/333 MHz DDR limit per Rev. 11 spec). | Supports higher sustained packet throughput in routing tables >128K entries due to increased core clock margin. | Select MPC8349CVRADDB when application requires >533 MHz deterministic core performance under thermal stress (TA = 85°C). |
| MPC8377CVRADDB | Adds PCIe 1.0 x1 interface and dual DDR2-400 controller; removes USB host capability; same TSEC/PCI/security engine functionality. | Suitable for next-gen access nodes requiring PCIe-based wireless baseband offload, but incompatible with USB-based field service workflows. | Choose MPC8377CVRADDB only if PCIe connectivity and DDR2 support are mandatory and USB device/host flexibility is expendable. |
Compared with MPC8347CVRADDB, MPC8349CVRADDB offers higher guaranteed core frequency headroom for latency-critical control plane tasks, while MPC8377CVRADDB trades USB versatility for PCIe and DDR2 - making MPC8347CVRADDB the optimal balance of legacy interface breadth, crypto acceleration, and thermal robustness in cost-sensitive edge infrastructure.
Availability
MPC8347CVRADDB is available at Aetrix Electronics and suitable for network edge routers, industrial protocol gateways, and secure firewall appliances requiring stable component supply across extended product lifecycles.
Supply support for MPC8347CVRADDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors (formerly Freescale Semiconductor) is a global leader in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in Power Architecture™ processors and communications SoCs.
The MPC8347CVRADDB belongs to the PowerQUICC™ II Pro family, designed specifically for cost-optimized, high-integration embedded networking - delivering hardware-accelerated security, multi-gigabit Ethernet, and flexible memory interfacing in a single-chip solution.
FAQ
What is the maximum DDR data rate supported by the MPC8347CVRADDB?
The MPC8347CVRADDB supports DDR-1 SDRAM at up to 333 MHz data rate in the TBGA package (676-pin), enabling 5.3 GB/s peak bandwidth on the 64-bit interface. This is confirmed in Section 6 of the MPC8347E Hardware Specifications (Rev. 11), which states "32- or 64-bit data interface, up to 333-MHz data rate for TBGA". The PBGA variant is limited to 266 MHz. MPC8347CVRADDB is the TBGA version.
Does the MPC8347CVRADDB include hardware cryptographic acceleration?
Yes, the MPC8347CVRADDB integrates a dedicated security engine with four crypto-channels supporting AES (128/192/256-bit), DES/3DES, RSA up to 2048-bit, SHA-1/SHA-256, MD5, HMAC, and a true random number generator. This is fully documented in Section 1, "Overview", of the MPC8347E Hardware Specifications (Rev. 11), where it states the engine is "optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i®, iSCSI, and IKE processing".
What package type and pin count does the MPC8347CVRADDB use?
The MPC8347CVRADDB uses a 676-ball Thin Ball Grid Array (TBGA) package with 1.0-mm ball pitch, as specified in Section 18, "Package and Pin Listings", of the MPC8347E Hardware Specifications (Rev. 11). The "R" in the part number denotes RoHS compliance, and "ADDB" indicates the TBGA variant with industrial temperature range (–40°C to +105°C).
Can the MPC8347CVRADDB operate as both a USB host and device?
Yes, the MPC8347CVRADDB features a dual-role USB 2.0 controller compliant with USB On-The-Go (OTG) specification. It supports simultaneous host and device functionality - including EHCI-compatible high-speed (480 Mbps) host operation and standalone device mode with six programmable endpoints - as detailed in Section 4, "Universal serial bus (USB) dual role controller", of the MPC8347E Hardware Specifications (Rev. 11).
What is the required power supply sequencing for the MPC8347CVRADDB?
No strict power sequencing is required for the MPC8347CVRADDB, but Freescale recommends applying the core supply (VDD = 1.2 V) before I/O supplies (OVDD/LVDD/GVDD = 3.3 V/2.5 V) and asserting PORESET before power stabilization to minimize unintended I/O driving during ramp-up. This guidance appears in Section 2.2, "Power Sequencing", of the MPC8347E Hardware Specifications (Rev. 11).
MPC8347CVRADDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 266MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-HBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347CVRADDB FAQ
1.How can I place an order for MPC8347CVRADDB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347CVRADDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347CVRADDB reliable?
The price and inventory of MPC8347CVRADDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347CVRADDB is usually 5 days.
3.What payment methods are accepted for MPC8347CVRADDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347CVRADDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347CVRADDB?
MPC8347CVRADDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347CVRADDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347CVRADDB?
For technical support, including MPC8347CVRADDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347CVRADDB requirements.
6.How does Aetrix verify that MPC8347CVRADDB is sourced from the original manufacturer or authorized distributors?
All MPC8347CVRADDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347CVRADDB meets industry standards.
7.What is the process for return or replacement of MPC8347CVRADDB?
All MPC8347CVRADDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347CVRADDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347CVRADDB part is unused and in its original packaging.
Return procedure for MPC8347CVRADDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347CVRADDB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

