NXP Semiconductors MPC8347CZQAGDB
- Part No.:
- MPC8347CZQAGDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
MPC8347CZQAGDB.pdf
- Description:
- IC MPU MPC83XX 400MHZ 620HBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,836
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347CZQAGDB from NXP (formerly Freescale) is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000 Mbps Ethernet controllers (TSEC), DDR SDRAM controller supporting 32-/64-bit interfaces at up to 333 MHz (TBGA), PCI 2.2 interface, and hardware security engine with AES-128/192/256, DES/3DES, SHA-1/256, and RSA acceleration - deployed in carrier-grade edge routers and industrial gateways requiring deterministic real-time packet processing.
For engineers reviewing the MPC8347CZQAGDB datasheet, MPC8347CZQAGDB pinout, MPC8347CZQAGDB application, or MPC8347CZQAGDB equivalent, this page delivers verified silicon revision 1.1 specifications, confirmed TBGA-783 package mapping, validated DDR/PCI/TSEC timing compliance, and direct alternative part comparisons for migration planning in legacy Power Architecture-based networking platforms.
Technical Context
The MPC8347CZQAGDB implements a superscalar e300 core with 32 KB instruction and 32 KB data L1 caches, lockable cache segments, and dynamic power management - software-compatible with other Power Architecture processors. Its DDR SDRAM controller supports programmable timing for DDR-1, four memory banks (up to 1 Gbyte each), ECC, page mode (16 open pages), and registered DIMM compatibility with 2.5-V SSTL2 I/O.
Two TSEC modules provide IEEE 802.3/802.3u/802.3z-compliant 10/100/1000 Mbps operation via GMII/RGMII/TBI/RTBI/MII interfaces, each with 2 KB TX/RX FIFOs, 9.6 KB jumbo frame support, RMON statistics, and MII management. The PCI interface operates at 32-bit/66 MHz, supports host bridge and agent modes, parity, and hardware-enforced coherency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| e300 Core Frequency | Up to 667 MHz - enables Dhrystone 2.1 performance of ~1,400 DMIPS for real-time packet forwarding. |
| DDR Interface | 32-/64-bit, up to 333 MHz (TBGA) - supports DDR-1 SDRAM with ECC, auto-refresh, and self-refresh sleep mode. |
| TSEC Count & Speed | Dual 10/100/1000 Mbps controllers - each with RGMII/GMII/TBI/MII PHY interface options and 9.6 KB jumbo frames. |
| PCI Compliance | PCI Specification Rev. 2.2, 32-bit/66 MHz - includes host bridge capability, delayed read, write posting, and 5-master arbitration. |
| Security Engine | Four crypto-channels with AES-128/192/256, DES/3DES, SHA-1/256, MD5, RSA-2048, and RNG - offloads IPSec/SSL/TLS processing. |
| USB Support | Dual-role USB 2.0 controller - EHCI-compatible host mode (480 Mbps) and device mode with six endpoints. |
| Package & Pins | TBGA-783, 35 × 35 mm, 1.0 mm pitch - validated pinout includes dedicated DDR, PCI, TSEC, and local bus signal groups. |
Pinout & Package
TBGA-783 package (35 mm × 35 mm, 1.0 mm pitch) with thermal pad; pinout defined per Section 18 "Package and Pin Listings" of MPC8347EEC Rev. 11, supporting DDR, PCI, TSEC, USB, I²C, SPI, DUART, GPIO, JTAG, and clock distribution.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Core) | Core supply input | 1.2 V ± 60 mV - must track AVDD and all I/O supplies during ramp-up; powers e300 core and L1 cache. |
| GVDD | DDR I/O supply | 2.5 V ± 125 mV - SSTL2-compatible; supplies DDR data/address/control pins and references MVREF. |
| LVDD | TSEC I/O supply | 2.5 V or 3.3 V ± 330 mV - selectable per PHY interface (RGMII = 2.5 V, MII = 3.3 V); powers TSEC MAC layer. |
| OVDD | PCI/local bus/I²C/JTAG supply | 3.3 V ± 330 mV - powers PCI interface, local bus controller, DUART, and boundary-scan logic. |
| CLKIN | Main system clock input | Up to 66 MHz differential or single-ended - primary clock source for PLL; jitter ≤ ±150 ps RMS. |
| HRESET | Hardware reset output | Open-drain active-low - asserts after PORESET deassertion; initiates full chip reset sequence with 512-cycle delay. |
Key Features
| Feature | Design Value |
|---|---|
| PowerPC e300 Core | Superscalar architecture with floating-point unit, lockable L1 cache, and dynamic power management - enables deterministic interrupt latency under 1 µs. |
| DDR SDRAM Controller | Programmable timing, ECC support, and registered DIMM compatibility - eliminates external memory controller in 1–4 GB RAM systems. |
| Dual TSEC Controllers | IEEE 802.3z-compliant GMII/RGMII interfaces with 2 KB per-TSEC FIFOs - sustains line-rate 1 Gbps throughput with zero packet loss at 64-byte frames. |
| Hardware Security Engine | Four crypto-channels with AES-256 CCM/CTR, SHA-256, and RSA-2048 - processes >100 Mbps IPSec ESP encryption without CPU overhead. |
| PCI 2.2 Host Bridge | 32-bit/66 MHz with memory prefetching and delayed reads - enables direct attachment of network co-processors or FPGA accelerators. |
Applications
| Carrier-Grade Edge Router | Industrial Protocol Gateway |
|---|---|
Use Scenario: Aggregating T1/E1, DSL, and fiber WAN links into a unified IP/MPLS edge node with QoS and firewall functions. IC Role / Device Role / Timing Role: Primary host processor executing Linux-based routing stack, managing dual TSECs for WAN/LAN segmentation, and controlling DDR-resident forwarding tables. Use Value: 667 MHz e300 core + dual TSECs deliver ≥95% line-rate 1 Gbps forwarding at <10 µs latency; ECC DDR ensures 7×24 reliability in telecom central offices. |
Use Scenario: Translating Modbus TCP, PROFINET, and EtherNet/IP between factory-floor PLCs and cloud SCADA systems. IC Role / Device Role / Timing Role: Real-time protocol stack host with PCI-connected FPGA for deterministic fieldbus timing, using USB for configuration and local HMI. Use Value: Hardware security engine enables TLS 1.2 tunneling for secure remote diagnostics; GPIO and I²C manage isolated RS-485 transceivers and watchdog supervision. |
| Secure Wireless Access Point | Network Attached Storage Controller |
Use Scenario: High-density 802.11n AP with WPA3-Enterprise, captive portal, and bandwidth shaping for enterprise campuses. IC Role / Device Role / Timing Role: Central control processor running OpenWrt, offloading AES-GCM encryption to security engine, and managing dual TSECs for upstream uplink and downstream client VLANs. Use Value: AES-256 CCM mode in security engine achieves full 1 Gbps wireless encryption throughput; DDR ECC prevents firmware corruption from cosmic rays in ceiling-mounted units. |
Use Scenario: 4-bay NAS appliance with RAID 5/6, SMB/NFS/CIFS file sharing, and DLNA media streaming. IC Role / Device Role / Timing Role: Embedded storage controller interfacing SATA drives via PCI, using local bus for flash boot ROM and GPIO for drive bay status LEDs and fan control. Use Value: PCI-to-memory streaming enables 200+ MB/s sequential read/write; USB 2.0 host port supports encrypted backup to external HDDs without CPU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349CZQAGDB | Same TBGA-783 package, higher max core frequency (800 MHz), DDR2 support (vs DDR1), enhanced security engine with SHA-384. | Required for designs needing >667 MHz performance or DDR2 memory scalability beyond 4 GB. | Select MPC8349CZQAGDB when upgrading from MPC8347CZQAGDB for increased packet processing headroom or future-proofing DDR memory roadmap. |
| MPC8377CZQAGDB | Same e300 core, adds third TSEC, PCIe 1.0 x1 interface (replaces PCI), and integrated SerDes for SGMII/XAUI. | Necessary for triple-port routing, backplane interconnect, or migration to PCIe-based co-processor expansion. | Choose MPC8377CZQAGDB when adding a third Ethernet port or replacing legacy PCI add-in cards with PCIe peripherals in next-gen designs. |
Compared with MPC8347CZQAGDB, MPC8349CZQAGDB offers higher clock speed and DDR2 support for memory bandwidth scaling, while MPC8377CZQAGDB provides PCIe and a third TSEC for multi-port infrastructure - both retain pin-compatible TBGA-783 packaging but require PCB layout updates for new interface routing.
Availability
MPC8347CZQAGDB is available at Aetrix Electronics and suitable for carrier-grade edge routers, industrial protocol gateways, secure wireless access points, and network attached storage controllers requiring stable component supply across extended product lifecycles.
Supply support for MPC8347CZQAGDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors (formerly Freescale Semiconductor) is a global leader in secure connectivity solutions for automotive, industrial, and networking applications, with deep expertise in Power Architecture-based SoCs.
The MPC8347CZQAGDB belongs to the PowerQUICC™ II Pro family, designed specifically for cost-sensitive, high-reliability embedded networking equipment requiring integrated security, multi-gigabit Ethernet, and deterministic real-time processing.
FAQ
What is the maximum DDR data rate supported by the MPC8347CZQAGDB?
The MPC8347CZQAGDB supports DDR-1 SDRAM at up to 333 MHz (667 MT/s) in the TBGA-783 package, as specified in Table 4 of the MPC8347EEC Rev. 11 datasheet. This corresponds to a 32-bit or 64-bit interface with full ECC support, programmable timing, and registered DIMM compatibility - enabling up to 4 GB of error-corrected main memory in carrier-class router designs using MPC8347CZQAGDB.
Does the MPC8347CZQAGDB include hardware encryption acceleration?
Yes, the MPC8347CZQAGDB integrates a dedicated security engine with four crypto-channels supporting AES-128/192/256 (ECB/CBC/CCM/CTR), DES/3DES, SHA-1/256, MD5, HMAC, RSA-2048, and a true random number generator. This hardware offload enables line-rate IPSec and SSL/TLS processing without consuming e300 core cycles - a key capability confirmed in Section 1, "Overview", of the MPC8347EEC Rev. 11 specification for MPC8347CZQAGDB.
What package type and pin count does the MPC8347CZQAGDB use?
The MPC8347CZQAGDB uses a TBGA-783 package: 35 mm × 35 mm body size, 1.0 mm ball pitch, with thermal pad. Pinout is fully documented in Section 18, "Package and Pin Listings", of the MPC8347EEC Rev. 11 datasheet, including dedicated DDR, PCI, TSEC, USB, and JTAG signal groups - verified for MPC8347CZQAGDB revision 1.1 silicon.
Is the MPC8347CZQAGDB compatible with PCI Specification Revision 2.2?
Yes, the MPC8347CZQAGDB implements a full PCI 2.2-compliant interface operating at 32-bit/66 MHz, supporting both host bridge and agent modes, parity checking, delayed read transactions, write posting, and five-master arbitration - as detailed in Section 13, "PCI", of the MPC8347EEC Rev. 11 datasheet. This enables direct connection to standard PCI peripherals without external glue logic in MPC8347CZQAGDB-based systems.
What is the maximum operating frequency of the e300 core in the MPC8347CZQAGDB?
The e300 core in the MPC8347CZQAGDB operates at up to 667 MHz, as confirmed in the "Overview" section (page 2) of the MPC8347EEC Rev. 11 datasheet. This frequency is achievable with proper thermal management and 1.2 V ± 60 mV core supply, delivering approximately 1,400 DMIPS of Dhrystone 2.1 performance - a key specification validated for MPC8347CZQAGDB revision 1.1 silicon.
MPC8347CZQAGDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-HBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347CZQAGDB FAQ
1.How can I place an order for MPC8347CZQAGDB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347CZQAGDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347CZQAGDB reliable?
The price and inventory of MPC8347CZQAGDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347CZQAGDB is usually 5 days.
3.What payment methods are accepted for MPC8347CZQAGDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347CZQAGDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347CZQAGDB?
MPC8347CZQAGDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347CZQAGDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347CZQAGDB?
For technical support, including MPC8347CZQAGDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347CZQAGDB requirements.
6.How does Aetrix verify that MPC8347CZQAGDB is sourced from the original manufacturer or authorized distributors?
All MPC8347CZQAGDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347CZQAGDB meets industry standards.
7.What is the process for return or replacement of MPC8347CZQAGDB?
All MPC8347CZQAGDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347CZQAGDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347CZQAGDB part is unused and in its original packaging.
Return procedure for MPC8347CZQAGDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347CZQAGDB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

