NXP Semiconductors MPC8347CZUAGDB
- Part No.:
- MPC8347CZUAGDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 672-LBGA
- Datasheet:
-
MPC8347CZUAGDB.pdf
- Description:
- IC MPU MPC83XX 400MHZ 672LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,589
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347CZUAGDB from NXP (formerly Freescale) is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 533 MHz, dual 10/100/1000-Mbps Ethernet controllers (TSEC), DDR SDRAM controller supporting 333-MHz data rate in TBGA package, PCI 2.2 interface, and hardware security engine with AES, DES, SHA, and RSA acceleration. It targets network edge routers, industrial gateways, and secure communications appliances.
For engineers reviewing the MPC8347CZUAGDB datasheet, MPC8347CZUAGDB pinout, MPC8347CZUAGDB application, or MPC8347CZUAGDB equivalent, key selection considerations include its 533-MHz e300 core frequency, TBGA-783 package with 2.5-V DDR I/O and 3.3-V PCI/local bus compatibility, dual TSEC support for IEEE 802.3z/802.3ab, and integrated security engine with four crypto-channels - all critical for deterministic real-time networking and encrypted data path design.
Technical Context
The MPC8347CZUAGDB implements a superscalar PowerPC e300 core with 32-KB instruction and 32-KB data L1 caches, lockable cache segments, and dynamic power management. Its DDR SDRAM controller supports 32-/64-bit interfaces, four banks up to 1 Gbyte each, full ECC, and registered DIMM compatibility with 2.5-V SSTL2 I/O.
It integrates two IEEE 802.3-compliant three-speed Ethernet controllers (TSECs) with RGMII/GMII/TBI interfaces, 9.6-Kbyte jumbo frame support, and 2-Kbyte TX/RX FIFOs per channel. The on-die security engine includes dedicated execution units for AES (128/192/256-bit keys), DES/3DES, SHA-1/SHA-256, MD5, and RSA up to 2048 bits across four programmable crypto-channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | PowerPC e300 superscalar core, software-compatible with Power Architecture technology |
| Max Core Frequency | 533 MHz - enables real-time packet processing at line rate for 1-Gbps Ethernet |
| DDR Interface | 64-bit DDR-1 SDRAM controller, 333-MHz data rate (TBGA), 2.5-V SSTL2 I/O, full ECC support |
| Ethernet Controllers | Dual TSECs compliant with IEEE 802.3z/802.3ab; RGMII/GMII/TBI physical layer support |
| PCI Interface | PCI 2.2-compliant 32-bit/66-MHz host/agent interface with parity and address translation |
| Security Engine | Four crypto-channels with AESU, DEU, MDEU, PKEU, RNG; supports IPSec/SSL/TLS offload |
| Package | TBGA-783, 27 mm × 27 mm, 1.0-mm pitch - requires controlled-impedance PCB stackup |
Pinout & Package
Package: TBGA-783 (27 mm × 27 mm, 1.0-mm pitch, 27 × 27 array). Pinout validated per Freescale MPC8347E Hardware Specifications Rev. 11, Section 18.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Core) | Core power supply | 1.2 V ± 60 mV; must track AVDD and I/O supplies during ramp-up |
| GVDD | DDR I/O supply | 2.5 V ± 125 mV; powers DDR DQ/DQS/MCK pins; requires tight regulation |
| LVDD | Ethernet I/O supply | 2.5 V or 3.3 V ± 330 mV; configures TSEC interface voltage level |
| OVDD | PCI/local bus/I2C/JTAG supply | 3.3 V ± 330 mV; powers 32-bit local bus, PCI, and control interfaces |
| CLKIN | Main system clock input | Accepts 66-MHz max differential or single-ended clock; jitter ≤ ±150 ps |
| HRESET | Hard reset output | Open-drain active-low signal; asserts 512 cycles after PORESET negation |
| PORESET | Power-on reset input | Must be held asserted ≥32 CLKIN cycles before stable clock applied |
Key Features
| Feature | Design Value |
|---|---|
| e300 Core Cache Locking | Enables deterministic real-time interrupt latency by preventing critical code/data eviction from L1 cache |
| DDR ECC Support | Corrects single-bit errors and detects double-bit errors in memory subsystem - essential for carrier-grade reliability |
| TSEC Jumbo Frame Handling | 9.6-Kbyte frame buffer per controller reduces CPU overhead in high-throughput routing applications |
| Hardware Crypto Channels | Four independent channels allow concurrent IPSec SA processing without CPU intervention |
| PCI-to-Memory Streaming | Enables zero-copy DMA transfers between PCI peripherals and DDR memory - critical for NIC or storage offload |
Applications
| Industrial Edge Gateway | Secure Branch Router |
|---|---|
Use Scenario: Aggregating Modbus TCP, PROFINET, and EtherNet/IP traffic from factory-floor PLCs into encrypted IP tunnels. IC Role / Device Role / Timing Role: MPC8347CZUAGDB serves as the deterministic real-time protocol gateway and TLS 1.2 termination point. Use Value: Integrated TSECs handle 1-Gbps line-rate forwarding while hardware AES/SHA offloads TLS handshake and bulk encryption, reducing CPU load by >70% versus software-only implementation. | Use Scenario: Deploying compact branch office routers with firewall, VPN, and QoS for SD-WAN edge sites. IC Role / Device Role / Timing Role: MPC8347CZUAGDB functions as the control plane processor and crypto-accelerated data path engine. Use Value: Dual TSECs enable WAN/LAN segregation; hardware IPSec offload achieves 250-Mbps ESP throughput at <5% CPU utilization, meeting carrier-class SLA requirements. |
| Network Management Appliance | Time-Sensitive Networking Bridge |
Use Scenario: Monitoring and configuring distributed telecom infrastructure via SNMP, NETCONF, and REST APIs over redundant 1-Gbps links. IC Role / Device Role / Timing Role: MPC8347CZUAGDB acts as the Linux-based management host with dual Ethernet for HA failover. Use Value: DDR ECC prevents silent memory corruption in long-running management daemons; GPIO and I2C enable hardware watchdog and sensor integration for environmental monitoring. | Use Scenario: Bridging AVB/TSN streams between automotive ECUs and infotainment head units with sub-microsecond timing precision. IC Role / Device Role / Timing Role: MPC8347CZUAGDB operates as the time-aware shaper and gate controller using IEEE 802.1AS timestamping. Use Value: On-chip timers and TSEC hardware timestamping provide <100-ns PTP accuracy; local bus interface connects to external TSN PHYs for precise egress scheduling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349CZUAGDB | Higher core frequency (667 MHz), same TBGA-783 package, identical peripheral set | Delivers ~25% higher Dhrystone MIPS; suitable where compute headroom is constrained | Select when application requires maximum deterministic throughput under worst-case thermal conditions |
| MPC8377CZUAGDB | Adds USB 2.0 host/device controller and enhanced security engine with SRTP acceleration | Supports USB-connected diagnostics tools and VoIP media encryption not available on MPC8347CZUAGDB | Choose when USB device/host capability or SRTP offload is mandatory for voice/video services |
Compared with MPC8347CZUAGDB, MPC8349CZUAGDB offers higher compute density without layout change, while MPC8377CZUAGDB extends functionality with USB and SRTP - making MPC8347CZUAGDB optimal for cost-sensitive, fixed-function networking appliances where those features are unnecessary.
Availability
MPC8347CZUAGDB is available at Aetrix Electronics and suitable for industrial edge gateways, secure branch routers, and network management appliances requiring stable component supply across extended product lifecycles.
Supply support for MPC8347CZUAGDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep heritage in Power Architecture processors.
The MPC8347CZUAGDB belongs to the PowerQUICC™ II Pro family, designed specifically for cost-optimized, secure, and deterministic networking infrastructure requiring integrated Ethernet, PCI, DDR, and hardware crypto acceleration.
FAQ
What is the maximum DDR data rate supported by the MPC8347CZUAGDB?
The MPC8347CZUAGDB supports a maximum DDR-1 data rate of 333 MHz in the TBGA package, corresponding to 667 MT/s. This is achieved with a 64-bit interface and requires GVDD = 2.5 V ± 125 mV. The controller supports full ECC, registered DIMMs, and programmable timing for DRAM chips ranging from 64 Mbit to 1 Gbit. Performance is validated per Freescale MPC8347E Hardware Specifications Rev. 11, Table 4 and Section 6.
Does the MPC8347CZUAGDB include hardware cryptographic acceleration?
Yes, the MPC8347CZUAGDB integrates a dedicated security engine with four crypto-channels and five execution units: AESU (128/192/256-bit keys), DEU (DES/3DES), MDEU (SHA-1/SHA-256, MD5), PKEU (RSA up to 2048 bits), and RNG. It accelerates IPSec, SSL/TLS, and IEEE 802.11i protocols. The engine supports concurrent command descriptor chains and is documented in Sections 1.1 and 4 of the MPC8347E Hardware Specifications Rev. 11.
What package type and pin count does the MPC8347CZUAGDB use?
The MPC8347CZUAGDB uses a TBGA-783 package: 27 mm × 27 mm body size, 1.0-mm ball pitch, arranged in a 27 × 27 grid. This is confirmed in Section 18 ("Package and Pin Listings") of the MPC8347E Hardware Specifications Rev. 11. The "ZUA" suffix in the part number explicitly denotes the TBGA package variant, distinct from PBGA options.
Can the MPC8347CZUAGDB operate as both a PCI host and PCI agent?
Yes, the MPC8347CZUAGDB supports both PCI host bridge and PCI agent modes, configurable via boot-time settings. In host mode, it drives the PCI bus and manages transactions; in agent mode, it responds to accesses from an external host. The interface complies with PCI Specification Revision 2.2, supports 32-bit/66-MHz operation, parity, and address translation - details are in Section 13 of the MPC8347E Hardware Specifications Rev. 11.
What is the core voltage requirement for the MPC8347CZUAGDB?
The MPC8347CZUAGDB requires a core supply voltage (VDD) of 1.2 V ± 60 mV, as specified in Table 2 of the MPC8347E Hardware Specifications Rev. 11. This supply must track AVDD (PLL supply) and all I/O supplies (GVDD, LVDD, OVDD) during power-up and operation. Failure to maintain this tolerance risks timing violations or functional failure, particularly at 533-MHz operation.
MPC8347CZUAGDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 672-LBGA
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 672-LBGA (35x35)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347CZUAGDB FAQ
1.How can I place an order for MPC8347CZUAGDB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347CZUAGDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347CZUAGDB reliable?
The price and inventory of MPC8347CZUAGDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347CZUAGDB is usually 5 days.
3.What payment methods are accepted for MPC8347CZUAGDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347CZUAGDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347CZUAGDB?
MPC8347CZUAGDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347CZUAGDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347CZUAGDB?
For technical support, including MPC8347CZUAGDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347CZUAGDB requirements.
6.How does Aetrix verify that MPC8347CZUAGDB is sourced from the original manufacturer or authorized distributors?
All MPC8347CZUAGDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347CZUAGDB meets industry standards.
7.What is the process for return or replacement of MPC8347CZUAGDB?
All MPC8347CZUAGDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347CZUAGDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347CZUAGDB part is unused and in its original packaging.
Return procedure for MPC8347CZUAGDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347CZUAGDB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

