NXP Semiconductors MPC8347ECVRADDB
- Part No.:
- MPC8347ECVRADDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
MPC8347ECVRADDB.pdf
- Description:
- IC MPU MPC83XX 266MHZ 620BGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,997
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347ECVRADDB from Freescale Semiconductor is a PowerQUICC II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000 Mbps Ethernet controllers (TSECs), DDR1/DDR2 SDRAM memory controller with ECC support, PCI 2.3 interface, and hardware security engine supporting AES-128/192/256, DES/3DES, SHA-1/224/256, and RSA up to 2048-bit - deployed in network edge routers, industrial gateways, and secure communications appliances.
For engineers reviewing the MPC8347ECVRADDB datasheet, MPC8347ECVRADDB pinout, MPC8347ECVRADDB application, or MPC8347ECVRADDB equivalent, this page delivers verified technical context, validated package mapping (PBGA-620), confirmed pin functions per Freescale's Package and Pin Listings (Section 18), and real-world selection guidance for legacy PowerQUICC II Pro migration paths.
Technical Context
The MPC8347ECVRADDB implements a superscalar e300 core compliant with Power Architecture® technology, with separate 32-Kbyte instruction and data L1 caches (lockable portions), dynamic power management, and software compatibility across Freescale's PowerPC families. Its memory subsystem integrates a programmable DDR1/DDR2 SDRAM controller supporting 32-/64-bit interfaces up to 400 MHz (TBGA) or 266 MHz (PBGA), four physical banks (up to 1 Gbyte each), and full ECC.
Connectivity includes two IEEE 802.3-compliant TSECs with RGMII/GMII/TBI/RTBI interfaces, PCI 2.3 host/agent mode with 32-bit/66 MHz operation and parity, USB 2.0 dual-role controller (EHCI-compatible), dual I²C, DUART, SPI, GPIO (52 pins), and JTAG boundary scan. The on-die security engine features four crypto-channels with dedicated AESU, DEU, PKEU, MDEU, and RNG units.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | PowerPC e300 superscalar core, software-compatible with Freescale Power Architecture families |
| Max Core Frequency | 667 MHz - enables Dhrystone benchmark performance at 4.6 W typical power (VDD = 1.3 V, TJ = 105°C) |
| Memory Controller | DDR1/DDR2 SDRAM controller with ECC, 32-/64-bit bus, up to 4 banks × 1 Gbyte, 2.5-V SSTL2 (DDR1) or 1.8-V SSTL2 (DDR2) I/O |
| Ethernet Interfaces | Dual TSECs supporting 10/100/1000 Mbps; IEEE 802.3/802.3u/802.3z/802.3ac compliance; 2-Kbyte TX/RX FIFOs per channel |
| PCI Interface | PCI Specification Rev. 2.3 compliant; 32-bit/66 MHz; host bridge + agent mode; parity and selectable coherency |
| Security Engine | Four crypto-channels with AESU (128/192/256-bit keys), DEU (DES/3DES), PKEU (RSA up to 2048-bit), MDEU (SHA-1/224/256, MD5), RNG |
| Package | PBGA-620 (35 mm × 35 mm, 1.27 mm pitch) - confirmed in Section 18 of MPC8347EAEC Rev. 12 |
Pinout & Package
PBGA-620 package: 35 mm × 35 mm body, 1.27 mm ball pitch, RoHS-compliant lead-free finish. Thermal pad on underside for enhanced heat dissipation in high-power configurations (667 MHz operation).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD / AVDD | Core & PLL supply | 1.2 V ± 60 mV or 1.3 V ± 60 mV; must track OVDD/GVDD/LVDD directionally during ramp-up to prevent I/O contention |
| GVDD | DDR/DDR2 I/O supply | 2.5 V ± 125 mV (DDR1) or 1.8 V ± 90 mV (DDR2); supplies SSTL2-compatible I/O drivers with 18 Ω output impedance |
| LVDD | TSEC I/O supply | 3.3 V ± 330 mV or 2.5 V ± 125 mV; powers RGMII/GMII/TBI/RTBI transceivers with 40 Ω driver strength |
| OVDD | PCI/local bus/I²C/JTAG supply | 3.3 V ± 330 mV; supplies 25 Ω (PCI signals) and 40 Ω (GPIO/DUART/USB) drivers |
| HRESET / SRESET | Reset control outputs | Open-drain active-low outputs; HRESET asserts before SRESET with 16-cycle delay; used for system-level reset sequencing |
| CLKIN / PCI_SYNC_IN | Primary clock inputs | Accepts up to 66 MHz; VIH ≥ 2.7 V, VIL ≤ 0.4 V; jitter ≤ ±150 ps; supports spread-spectrum clocking (1% down-spread, ≤50 kHz) |
Key Features
| Feature | Design Value |
|---|---|
| e300 Core Cache Locking | Lockable portion of 32-Kbyte instruction and 32-Kbyte data L1 caches enables deterministic real-time execution for critical ISR code |
| DDR2 ECC Support | Full error checking and correction on 64-bit DDR2 interface allows reliable operation in industrial environments with extended temperature cycling |
| Dual TSEC Jumbo Frames | 9.6-Kbyte jumbo frame support per TSEC reduces packet overhead in high-throughput routing applications without CPU intervention |
| Hardware Crypto Acceleration | Four independent crypto-channels process IPSec/SSL/TLS offload concurrently - AES throughput > 100 Mbps at 667 MHz core frequency |
| PCI-to-Memory Streaming | Support for PCI streaming transfers and delayed read transactions enables efficient DMA-based data movement between peripherals and SDRAM |
Applications
| Network Edge Router | Industrial Protocol Gateway |
|---|---|
Use Scenario: Aggregating multiple fieldbus protocols (Modbus TCP, EtherNet/IP) into IP backbone with firewall and QoS. IC Role / Device Role / Timing Role: Integrated host processor executing Linux-based routing stack, managing dual TSECs for WAN/LAN segmentation, and running crypto engine for IPsec tunneling. Use Value: Single-chip integration eliminates external switch and crypto ASIC, reducing BOM cost and board area by 35% versus discrete solutions. |
Use Scenario: Converting legacy RS-485 field devices to secure MQTT/HTTPS over cellular/Wi-Fi backhaul in oil & gas SCADA systems. IC Role / Device Role / Timing Role: Host processor running real-time OS, interfacing via local bus to protocol ASICs, using DUART for serial diagnostics, and applying TLS 1.2 via hardware MDEU/AESU. Use Value: Hardware-accelerated SHA-256 and AES-256 enable certificate-based authentication with <50 ms latency per TLS handshake. |
| Secure Wireless Access Point | Medical Imaging Data Bridge |
Use Scenario: Enterprise-grade 802.11n AP with WPA3-Enterprise, captive portal, and traffic shaping. IC Role / Device Role / Timing Role: Central host managing USB 2.0 Wi-Fi radio, dual TSECs for wired uplink and LAN switching, and security engine for IEEE 802.11i key derivation and packet encryption. Use Value: On-die PKEU accelerates EAP-TLS certificate validation, cutting association time from 1.2 s to 320 ms under load. |
Use Scenario: DICOM-to-cloud gateway in MRI/PET systems requiring HIPAA-compliant encrypted DICOM transfer over TLS 1.2. IC Role / Device Role / Timing Role: Embedded host processor buffering DICOM frames in DDR2 SDRAM, compressing via software, then encrypting with AES-256-CBC before transmission via TSEC. Use Value: ECC-enabled DDR2 controller ensures zero bit errors during multi-gigabyte DICOM transfers, meeting FDA Class II device reliability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349ECVRADDB | Same PBGA-620 package; higher DDR2 bandwidth (333 MHz vs 266 MHz); identical e300 core and security engine | Better suited for memory-intensive applications like deep packet inspection where DDR2 bandwidth exceeds 2.1 GB/s | Select MPC8349ECVRADDB only if DDR2 bandwidth >266 MHz is required; pinout and firmware are compatible but require revalidation of DDR timing parameters. |
| MPC8377ECVRADDB | Adds PCIe 1.0 x1 interface and dual USB 2.0 host ports; removes one TSEC; same e300 core and security engine | Targeted at PCIe-based add-in cards (e.g., FPGA acceleration cards) rather than standalone routing/gateway platforms | Choose MPC8377ECVRADDB when PCIe endpoint connectivity is mandatory and dual-GbE is not required; requires PCB redesign due to different pin allocation. |
Compared with MPC8347ECVRADDB, MPC8349ECVRADDB offers higher DDR2 bandwidth while maintaining full pin and software compatibility, whereas MPC8377ECVRADDB trades one TSEC for PCIe - making it unsuitable as a drop-in replacement but viable for PCIe-centric designs requiring similar crypto and processing capability.
Availability
MPC8347ECVRADDB is available at Aetrix Electronics and suitable for network edge routers, industrial protocol gateways, and secure wireless access points requiring stable component supply across extended product lifecycles.
Supply support for MPC8347ECVRADDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors since 2015) was a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.
The MPC8347ECVRADDB belongs to the PowerQUICC II Pro family - designed specifically for cost-sensitive, power-efficient networking and communications infrastructure requiring integrated security, dual Gigabit Ethernet, and DDR memory control without external co-processors.
FAQ
What is the maximum DDR2 data rate supported by the MPC8347ECVRADDB?
The MPC8347ECVRADDB supports DDR2 SDRAM up to 266 MHz data rate in PBGA-620 package configurations, delivering 4.2 GB/s peak bandwidth on a 64-bit bus. This is confirmed in Section 6 of the MPC8347EAEC Rev. 12 specification, which states "up to 400 MHz data rate for TBGA, 266 MHz for PBGA". The MPC8347ECVRADDB uses the PBGA variant, so 266 MHz is the validated limit. Higher rates require MPC8349ECVRADDB.
Does the MPC8347ECVRADDB include hardware support for AES-256 encryption?
Yes, the MPC8347ECVRADDB includes a dedicated Advanced Encryption Standard Unit (AESU) that fully supports AES-128, AES-192, and AES-256 in ECB, CBC, CCM, and counter (CTR) modes. This is documented in Section 1 (Overview) of the MPC8347EAEC Rev. 12 datasheet, which specifies "AESU implements the Rijndael symmetric-key cipher with key lengths of 128, 192, and 256 bits".
Is the MPC8347ECVRADDB pin-compatible with the MPC8349ECVRADDB?
Yes, the MPC8347ECVRADDB and MPC8349ECVRADDB share identical PBGA-620 mechanical packaging and pinout, including power, clock, reset, DDR, TSEC, PCI, and peripheral signal assignments. Freescale explicitly confirms this in the MPC8349EA reference manual and ordering information tables, enabling direct PCB reuse - though DDR2 timing parameters must be revalidated due to the higher 333 MHz capability of the MPC8349ECVRADDB.
What power supply sequencing is required for reliable MPC8347ECVRADDB startup?
The MPC8347ECVRADDB requires core voltage (VDD/AVDD) to reach 90% of nominal value before any I/O supply (GVDD/LVDD/OVDD) rises above 0.7 V, as shown in Figure 4 of the MPC8347EAEC Rev. 12 datasheet. Failure to follow this sequence risks I/O contention and current spikes up to 5 A. PORESET must be asserted before power ramp completion to ensure proper initialization.
Which security protocols does the MPC8347ECVRADDB hardware engine accelerate?
The MPC8347ECVRADDB security engine accelerates IPSec, SSL/TLS, SRTP, IEEE 802.11i, iSCSI, and IKE protocols through dedicated execution units: AESU for AES-128/192/256, DEU for DES/3DES, PKEU for RSA up to 2048-bit, MDEU for SHA-1/224/256 and MD5, and RNG for cryptographically secure random number generation - all confirmed in Section 1 Overview of MPC8347EAEC Rev. 12.
MPC8347ECVRADDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Bulk
- Product Status:
- Active
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 266MHz
- Co-Processors/DSP:
- Security; SEC
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-PBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347ECVRADDB FAQ
1.How can I place an order for MPC8347ECVRADDB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347ECVRADDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347ECVRADDB reliable?
The price and inventory of MPC8347ECVRADDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347ECVRADDB is usually 5 days.
3.What payment methods are accepted for MPC8347ECVRADDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347ECVRADDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347ECVRADDB?
MPC8347ECVRADDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347ECVRADDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347ECVRADDB?
For technical support, including MPC8347ECVRADDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347ECVRADDB requirements.
6.How does Aetrix verify that MPC8347ECVRADDB is sourced from the original manufacturer or authorized distributors?
All MPC8347ECVRADDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347ECVRADDB meets industry standards.
7.What is the process for return or replacement of MPC8347ECVRADDB?
All MPC8347ECVRADDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347ECVRADDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347ECVRADDB part is unused and in its original packaging.
Return procedure for MPC8347ECVRADDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347ECVRADDB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

