NXP Semiconductors MPC8347EVRADDB
- Part No.:
- MPC8347EVRADDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
MPC8347EVRADDB.pdf
- Description:
- IC MPU MPC83XX 266MHZ 620HBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,156
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347EVRADDB from NXP (formerly Freescale) is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000-Mbps Ethernet controllers (TSECs), DDR SDRAM controller supporting 32-/64-bit interfaces at up to 333 MHz (TBGA), PCI 2.2-compliant 32-bit/66-MHz interface, and hardware-accelerated security engine for IPSec/SSL/TLS. It targets network edge routers, industrial gateways, and secure embedded communications systems.
For engineers reviewing the MPC8347EVRADDB datasheet, MPC8347EVRADDB pinout, MPC8347EVRADDB application, or MPC8347EVRADDB equivalent, key selection criteria include its e300 core frequency headroom, dual TSEC timing compliance with IEEE 802.3z/802.3ac, DDR-1 ECC support, PCI host/agent mode flexibility, and integrated crypto-channel architecture with AES-256, SHA-256, and RSA-2048 acceleration.
Technical Context
The MPC8347EVRADDB implements a superscalar PowerPC e300 core with 32-KB instruction and 32-KB data L1 caches (lockable portions), dynamic power management, and software compatibility across Power Architecture families. Its DDR SDRAM controller supports programmable timing, four banks up to 1 Gbyte each, registered DIMM, and on-the-fly CKE-based self-refresh.
Two independent TSEC modules provide full-duplex GMII/RGMII/TBI/RTBI and MII interfaces compliant with IEEE 802.3–802.3z standards, each with 2-KB TX/RX FIFOs, 9.6-KB jumbo frame support, and RMON statistics. The security engine integrates four crypto-channels with dedicated execution units for AES, DES/3DES, SHA/MD5, ARC4, and RSA/DH/ECC, enabling concurrent IPSec/SSL offload.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| e300 Core Frequency | Up to 667 MHz - enables high-throughput packet processing in routing/firewall applications without external co-processors. |
| DDR Interface | 32-/64-bit DDR-1 at up to 333 MHz (TBGA) - supports 2.5-V SSTL2 I/O, ECC, page mode (16 open pages), and registered DIMM for scalable memory subsystems. |
| TSEC Throughput | Dual 10/100/1000-Mbps Ethernet - each TSEC supports full-duplex GMII/RGMII/TBI/RTBI and MII, with 9.6-KB jumbo frames and RMON counters. |
| PCI Interface | 32-bit/66-MHz, PCI 2.2-compliant - operates in host or agent mode, supports parity, delayed reads, posted writes, and five-master arbitration. |
| Security Engine | Four crypto-channels with AES-256, SHA-256, RSA-2048, and RC4 acceleration - enables line-rate IPSec/SSL offload with multi-command descriptor chaining. |
| USB Support | Dual-role USB 2.0 controller - operates as host (EHCI-compatible, 480 Mbps) or device (six endpoints), with UTMI+/ULPI PHY interface. |
| Power Supply | VDD = 1.2 V ± 60 mV; GVDD = 2.5 V ± 125 mV; OVDD/LVDD = 3.3 V ± 330 mV - requires tracked ramp-up sequencing but no strict voltage-order dependency. |
Pinout & Package
The MPC8347EVRADDB is packaged in a 676-pin TBGA (Thin Ball Grid Array) with 1.0-mm ball pitch, thermal pad exposed on underside, and RoHS-compliant finish. Pin assignments follow the MPC8347E Hardware Specifications Rev. 11 package diagram (Section 18).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | Primary clock input | Accepts 1–66 MHz differential or single-ended reference; used for system PLL when in PCI host mode. |
| PCI_SYNC_IN | PCI synchronization input | Provides clock reference for PCI agent mode operation; supports 33/66 MHz with ±150 ps jitter tolerance. |
| MCK[0:3] | DDR clock outputs | Differential DDR clock pairs driving SDRAM; support 200–333 MHz with programmable phase alignment. |
| MDQ[0:63]/MECC[0:7] | DDR data/ECC bus | 64-bit data + 8-bit ECC interface with source-synchronous timing, tDISKEW ≤ 750 ps at 333 MHz. |
| TSEC0_TXD[0:3]/TSEC0_RXD[0:3] | Gigabit Ethernet data lanes | GMII/RGMII interface pins for first TSEC; require 50-Ω termination and controlled impedance routing. |
| PCI_AD[0:31] | PCI address/data multiplexed bus | 32-bit multiplexed address/data lines; operate at 33/66 MHz with 3.3-V signaling and parity support. |
| HRESET/SRESET | Reset outputs | Open-drain reset signals asserting internal logic reset; HRESET drives SRESET after 16 clock cycles. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Security Engine | Hardware-accelerated AES-256, SHA-256, RSA-2048, and RC4 enable full-line-rate IPSec/SSL offload without CPU intervention. |
| Dual TSEC Controllers | Independent 10/100/1000-Mbps Ethernet engines with RMON, jumbo frames, and MII/GMII/RGMII/TBI/RTBI support reduce external PHY count and BOM cost. |
| DDR SDRAM Controller | Supports ECC, registered DIMM, auto-refresh, and sleep-mode self-refresh - critical for carrier-grade reliability in unattended deployments. |
| PCI Host/Agent Flexibility | Configurable as PCI host or agent with full 32-bit/66-MHz compliance, enabling use as bridge controller or peripheral in modular systems. |
| e300 Core Cache Architecture | 32-KB I-cache and D-cache with lockable regions allow deterministic real-time response for time-critical interrupt handling and control-plane tasks. |
Applications
| Network Edge Router | Industrial Secure Gateway |
|---|---|
Use Scenario: Deployed at enterprise branch offices to route traffic between LAN/WAN while enforcing firewall, QoS, and VPN policies. IC Role / Device Role / Timing Role: Primary host processor executing Linux-based routing stack, managing dual TSECs for WAN/LAN ports, and offloading IPSec via integrated security engine. Use Value: Eliminates need for discrete crypto accelerators and external Ethernet PHYs, reducing board area by >35% and power consumption by 2.1 W (typical at 533 MHz). |
Use Scenario: Embedded gateway connecting legacy Modbus/Profibus field devices to cloud-based SCADA platforms with TLS 1.2 encryption. IC Role / Device Role / Timing Role: Central controller running real-time OS, interfacing to industrial buses via local bus controller, and securing MQTT/TLS sessions using hardware AES/SHA engines. Use Value: Achieves <100 μs crypto latency for certificate validation and session key exchange, meeting IEC 62443-3-3 SL2 determinism requirements. |
| VoIP Session Border Controller | Secure Wireless Access Point |
Use Scenario: Medium-density VoIP SBC handling SIP signaling, media transcoding, and SRTP encryption for 250+ concurrent calls. IC Role / Device Role / Timing Role: Host processor running SIP stack and media framework, using dual TSECs for upstream/downstream voice traffic, and offloading SRTP AES-128 via security engine. Use Value: Supports 9.6-KB jumbo frames to minimize packetization overhead and delivers 2.4-Gbps aggregate throughput with <50 μs crypto pipeline latency. |
Use Scenario: Enterprise 802.11n access point requiring WPA2-Enterprise authentication, RADIUS integration, and per-client AES-CCMP encryption. IC Role / Device Role / Timing Role: Baseband processor managing Wi-Fi MAC layer, USB host interface to WLAN radio module, and hardware-accelerated IEEE 802.11i crypto operations. Use Value: Enables simultaneous encryption of 128 client streams at line rate with zero CPU utilization penalty, verified under 802.11i stress testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349EVRADDB | Higher e300 core frequency (up to 800 MHz); identical TSEC, DDR, PCI, and security engine architecture; same 676-pin TBGA footprint. | Targeted at higher-throughput routing and deep-packet inspection where >667 MHz core performance is required. | Select MPC8349EVRADDB when application demands >667 MHz deterministic processing headroom; pin-compatible upgrade path with no PCB changes. |
| MPC8548CVRAG | e500v2 core (Power Architecture v2.03); 1.33 GHz max; integrated PCIe 1.0; no TSEC - uses separate QUICC Engine for Ethernet; different security engine (SEC 2.2). | Suitable for PCIe-based backplane systems and applications requiring >1 Gbps raw throughput with flexible I/O expansion. | Choose MPC8548CVRAG for PCIe-centric designs or when migrating to newer Power Architecture cores; requires new PCB layout and firmware adaptation. |
Compared with MPC8349EVRADDB, the MPC8347EVRADDB offers lower power and cost at 667 MHz while retaining identical peripheral sets and security capabilities; versus MPC8548CVRAG, it provides proven TSEC-based Ethernet integration and simpler migration from legacy PowerQUICC II designs but lacks PCIe and higher-frequency e500 scalability.
Availability
MPC8347EVRADDB is available at Aetrix Electronics and suitable for network edge routers, industrial gateways, and secure wireless access points requiring stable component supply across extended product lifecycles.
Supply support for MPC8347EVRADDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with roots in Freescale's embedded processing heritage.
The MPC8347EVRADDB belongs to the PowerQUICC™ II Pro family, designed specifically for cost-sensitive, power-efficient networking and communications infrastructure requiring integrated security, dual Gigabit Ethernet, and DDR memory control in a single SoC.
FAQ
What is the maximum DDR data rate supported by the MPC8347EVRADDB?
The MPC8347EVRADDB supports DDR-1 SDRAM at up to 333 MHz data rate in the TBGA package (e.g., MPC8347EVRADDB), delivering 5.3 GB/s peak bandwidth on the 64-bit interface. This is confirmed in Section 6 of the Hardware Specifications Rev. 11, which specifies 333 MHz operation for TBGA variants with 2.5-V SSTL2 I/O compatibility and full ECC support. The PBGA variant is limited to 266 MHz.
Does the MPC8347EVRADDB support PCIe?
No, the MPC8347EVRADDB does not support PCIe. It implements a PCI 2.2-compliant 32-bit/66-MHz interface only, as documented in Section 13 of the Hardware Specifications Rev. 11. PCIe support was introduced in later PowerQUICC III (MPC85xx) and QorIQ families. The MPC8347EVRADDB's PCI interface operates in host or agent mode with parity, delayed reads, and posted writes - but lacks PCIe-specific features like serial lanes, link training, or configuration space extensions.
What cryptographic algorithms are accelerated by the MPC8347EVRADDB security engine?
The MPC8347EVRADDB security engine accelerates AES-128/192/256 (ECB/CBC/CTR/CCM), DES/3DES (ECB/CBC), SHA-1/SHA-256, MD5, HMAC-SHA/MD5, ARC4 (40–128-bit keys), and RSA/DH/ECC (up to 2048-bit RSA, 511-bit ECC). These are implemented in dedicated execution units (AESU, DEU, MDEU, AFEU, PKEU) with four concurrent crypto-channels, as detailed in Sections 1.1 and 1.2 of the Hardware Specifications Rev. 11.
Is the MPC8347EVRADDB pin-compatible with the MPC8349EVRADDB?
Yes, the MPC8347EVRADDB and MPC8349EVRADDB share identical 676-pin TBGA mechanical packaging, pinout, and signal definitions, making them drop-in replacements. The MPC8349EVRADDB extends the e300 core frequency to 800 MHz while retaining identical TSEC, DDR, PCI, USB, and security engine functionality - confirmed in Freescale's MPC8349E documentation and ordering information tables (Section 23.1).
What is the recommended power supply sequencing for the MPC8347EVRADDB?
The MPC8347EVRADDB does not require strict voltage sequencing: VDD (1.2 V), GVDD (2.5 V), LVDD (2.5/3.3 V), and OVDD (3.3 V) may be applied in any order. However, Freescale recommends applying VDD before I/O supplies and asserting PORESET before supplies stabilize to minimize active drive time on I/O pins during ramp-up, as specified in Section 2.2 of the Hardware Specifications Rev. 11.
MPC8347EVRADDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 266MHz
- Co-Processors/DSP:
- Security; SEC
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-HBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347EVRADDB FAQ
1.How can I place an order for MPC8347EVRADDB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347EVRADDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347EVRADDB reliable?
The price and inventory of MPC8347EVRADDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347EVRADDB is usually 5 days.
3.What payment methods are accepted for MPC8347EVRADDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347EVRADDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347EVRADDB?
MPC8347EVRADDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347EVRADDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347EVRADDB?
For technical support, including MPC8347EVRADDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347EVRADDB requirements.
6.How does Aetrix verify that MPC8347EVRADDB is sourced from the original manufacturer or authorized distributors?
All MPC8347EVRADDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347EVRADDB meets industry standards.
7.What is the process for return or replacement of MPC8347EVRADDB?
All MPC8347EVRADDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347EVRADDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347EVRADDB part is unused and in its original packaging.
Return procedure for MPC8347EVRADDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347EVRADDB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

