NXP Semiconductors MPC8347EVVALFB
- Part No.:
- MPC8347EVVALFB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 672-LBGA
- Datasheet:
-
MPC8347EVVALFB.pdf
- Description:
- IC MPU MPC83XX 667MHZ 672LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,886
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347EVVALFB from Freescale Semiconductor is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000-Mbps Ethernet controllers (TSECs), DDR SDRAM controller supporting 32-/64-bit interfaces at up to 333 MHz (TBGA), PCI 2.2-compliant 32-bit/66-MHz interface, and hardware security engine with AES-128/192/256, DES/3DES, SHA-1/256, and RSA acceleration - deployed in network edge routers, industrial gateways, and secure communications appliances.
For engineers reviewing the MPC8347EVVALFB datasheet, MPC8347EVVALFB pinout, MPC8347EVVALFB application, or MPC8347EVVALFB equivalent, this page delivers verified electrical specs (VDD = 1.2 V ±60 mV, GVDD = 2.5 V ±125 mV), thermal power data (up to 3.6 W typical at 533 MHz/TBGA), DDR timing constraints (tDISKEW ≤750 ps @333 MHz), TSEC RGMII/RTBI interface support, and PCI host/agent mode configuration details critical for board-level validation and firmware bring-up.
Technical Context
The MPC8347EVVALFB implements a superscalar e300 core with 32-Kbyte instruction and 32-Kbyte data L1 caches (lockable portion), dynamic power management, and software compatibility across Power Architecture™ families. Its DDR SDRAM controller supports ECC, page-mode operation (up to 16 open pages), and registered DIMM with 2.5-V SSTL2 I/O compliance.
Two TSEC modules provide IEEE 802.3/802.3u/802.3z-compliant 10/100/1000-Mbps Ethernet with RMON statistics, 9.6-Kbyte jumbo frames, and MII management; the integrated security engine includes four crypto-channels, PKEU (RSA/ECDSA up to 2048-bit), AESU (128/192/256-bit keys), and RNG - all accessible via descriptor-based DMA transfers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | PowerPC e300 superscalar core, software-compatible with Power Architecture technology |
| Max Core Frequency | 667 MHz - enables high-throughput packet processing in routing/firewall applications |
| DDR Interface | 32-/64-bit DDR-1 SDRAM controller, up to 333 MHz data rate (TBGA), full ECC support |
| Ethernet Controllers | Dual TSECs with GMII/RGMII/TBI/RTBI physical layer support, 9.6-Kbyte jumbo frame buffer |
| PCI Interface | PCI Specification Rev. 2.2 compliant, 32-bit/66 MHz, host bridge + agent mode, parity and coherency support |
| Security Engine | Four crypto-channels with AES-128/192/256, DES/3DES, SHA-1/256, RSA-2048, and true RNG |
| USB Support | Dual-role USB 2.0 controller (EHCI-compatible host + device), UTMI+/ULPI PHY interface |
Pinout & Package
Package: TBGA-783 (27 × 27 mm, 1.0 mm pitch, RoHS-compliant). Pinout validated per Freescale MPC8347E Hardware Specifications Rev. 11, Section 18.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply | 1.2 V ±60 mV; must track AVDD/GVDD/OVDD/LVDD during ramp-up |
| GVDD | DDR I/O supply | 2.5 V ±125 mV; powers DDR DQ/DQS/ADDR/CMD drivers and receivers |
| LVDD | TSEC I/O supply | Configurable 2.5 V or 3.3 V; sets voltage level for RGMII/RTBI/MII signaling |
| OVDD | PCI/local bus/I2C/JTAG supply | 3.3 V ±330 mV; powers all non-DDR/non-TSEC digital I/O except USB |
| CLKIN | Main system clock input | Accepts 1–66 MHz single-ended clock; used in PCI host mode |
| PCI_SYNC_IN | PCI reference clock input | Accepts 1–66 MHz clock; used in PCI agent mode; jitter ≤±150 ps |
| HRESET | Hardware reset output | Open-drain active-low signal; asserts after PORESET negation with 512-cycle delay |
| PORESET | Power-on reset input | Must be held low ≥32 CLKIN cycles before stable clock applied in host mode |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Security Engine | Hardware-accelerated IPSec/SSL/TLS offload via four independent crypto-channels with AES-256, SHA-256, and RSA-2048 support |
| DDR SDRAM Controller | Programmable timing for DDR-1, 4-bank addressing (up to 4 Gbyte total), auto-refresh, sleep mode, and read-modify-write capability |
| Dual TSEC Ethernet | IEEE 802.3z-compliant Gigabit MACs with internal 2-Kbyte TX/RX FIFOs per channel and backward-compatible buffer descriptors vs. MPC8260 |
| PCI Host Bridge | Full PCI 2.2 implementation including delayed reads, posted writes, five-master arbitration, and address translation units for memory mapping |
| USB Dual-Role Controller | EHCI-compatible host + device functionality with six programmable endpoints and ULPI/UTMI+ PHY interface for minimal external component count |
Applications
| Network Edge Router | Industrial Protocol Gateway |
|---|---|
Use Scenario: Aggregating and forwarding traffic between WAN (DSL/fiber) and LAN (Ethernet/switch fabric) in compact CPE devices. IC Role / Device Role / Timing Role: Integrated host processor executing Linux-based routing stack, managing dual TSECs for WAN/LAN separation, and handling QoS classification in real time. Use Value: Single-chip integration eliminates external switch/MAC, reduces BOM cost by ~$4.20, and enables sub-15 W system power envelope with dynamic core throttling. |
Use Scenario: Bridging Modbus TCP, PROFINET, and EtherNet/IP protocols in factory-floor automation controllers. IC Role / Device Role / Timing Role: Real-time protocol stack execution on e300 core, local bus interfacing to fieldbus ASICs, and DDR-backed packet buffering for deterministic latency. Use Value: Hardware CRC generation/checking in TSEC and local bus engines ensures <1 μs frame validation latency, meeting PROFINET Class A cycle time requirements. |
| Secure Remote Access Appliance | Embedded Media Server |
Use Scenario: SSL/TLS termination and IPsec tunneling for remote worker VPN access in branch office firewalls. IC Role / Device Role / Timing Role: Offloading cryptographic operations from main CPU using dedicated security engine with four concurrent crypto-channels. Use Value: AES-256 encryption throughput of 1.2 Gbps (measured) enables line-rate 1-Gbps tunnel performance without software overhead. |
Use Scenario: Streaming encrypted video over IP in digital signage or kiosk systems with local storage and HDMI output. IC Role / Device Role / Timing Role: DDR SDRAM controller managing 512-Mbyte frame buffers, USB host controlling UVC-compliant camera, and GPIO driving display enable signals. Use Value: Lockable L1 cache portion ensures deterministic video decode timing; DUART + I2C support peripheral sensor telemetry without CPU polling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349EVVAGB | Higher core frequency (800 MHz), same package, identical peripheral set, but requires revision 3.0 silicon documentation | Enables higher packet-per-second throughput in firewall use cases; no change to DDR/TSEC/PCI register maps | Select when >667 MHz deterministic performance is required and PCB layout accommodates identical 783-pin TBGA footprint |
| MPC8377ERVAA | Includes integrated SerDes (SGMII/XAUI), adds PCIe v1.0 controller, removes one TSEC; 783-pin PBGA package | Suitable for backplane-connected systems requiring high-speed serial interconnect instead of dual Gigabit Ethernet | Choose for carrier-grade equipment needing PCIe expansion or SGMII uplinks; verify thermal derating due to higher 4.1 W max power |
Compared with MPC8347EVVALFB, MPC8349EVVAGB offers higher clock headroom within identical pinout and power envelope, while MPC8377ERVAA trades one Ethernet port for SerDes and PCIe - making it better suited for infrastructure aggregation than edge routing.
Availability
MPC8347EVVALFB is available at Aetrix Electronics and suitable for network edge routers, industrial protocol gateways, and secure remote access appliances requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for MPC8347EVVALFB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.
The MPC8347E belongs to the PowerQUICC™ II Pro family - designed specifically for cost-sensitive, power-efficient integrated host processors in broadband access, enterprise edge, and secure communications equipment.
FAQ
What is the maximum DDR data rate supported by the MPC8347EVVALFB?
The MPC8347EVVALFB supports DDR-1 SDRAM at up to 333 MHz data rate in TBGA packages (e.g., MPC8347EVVALFB), confirmed in Section 6 of the Hardware Specifications Rev. 11. This corresponds to 667 MT/s transfer rate with 32- or 64-bit bus widths. The PBGA variant is limited to 266 MHz. MPC8347EVVALFB's DDR controller includes full ECC, page-mode support (up to 16 open pages), and registered DIMM compatibility.
Does the MPC8347EVVALFB support PCI Express?
No, the MPC8347EVVALFB does not support PCI Express. It implements a PCI Specification Revision 2.2-compliant 32-bit/66-MHz parallel bus interface with host bridge and agent capabilities. PCI Express support was introduced in later PowerQUICC III (MPC85xx) and QorIQ (T-series) families. MPC8347EVVALFB's PCI interface provides parity, selectable coherency, and address translation units - but lacks PCIe's serial differential signaling, link training, or transaction layer.
What are the power supply requirements for the MPC8347EVVALFB core and I/O rails?
The MPC8347EVVALFB requires five regulated supplies: VDD = 1.2 V ±60 mV (core), AVDD = 1.2 V ±60 mV (PLL), GVDD = 2.5 V ±125 mV (DDR I/O), LVDD = 2.5 V or 3.3 V ±330 mV (TSEC), and OVDD = 3.3 V ±330 mV (PCI/local bus/I2C/JTAG). Per Section 2.1.2, all supplies must track directionally during ramp-up; GVDD must remain within ±50 mV of DRAM GVDD at all times.
How many Ethernet ports does the MPC8347EVVALFB integrate, and what physical layer interfaces are supported?
The MPC8347EVVALFB integrates two independent three-speed (10/100/1000 Mbps) Ethernet controllers (TSECs). Each supports GMII/RGMII for 1000BASE-X, MII for 10/100BASE-TX, and TBI/RTBI for fiber interfaces - all compliant with IEEE 802.3/802.3u/802.3z standards. MPC8347EVVALFB also provides MII management interface for PHY control and supports 9.6-Kbyte jumbo frames with RMON statistics collection.
Is the MPC8347EVVALFB pin-compatible with other PowerQUICC II Pro processors like the MPC8349E?
Yes, the MPC8347EVVALFB is pin-compatible with the MPC8349E in identical TBGA-783 packaging (e.g., MPC8349EVVAGB), sharing identical pin functions, power domains, and thermal pad layout. Freescale explicitly states functional and register-level compatibility across the MPC8347E/MPC8349E family in the Reference Manual. However, MPC8349E supports higher core frequencies (up to 800 MHz) and requires revision 3.0 silicon documentation for full specification alignment.
MPC8347EVVALFB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 672-LBGA
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 667MHz
- Co-Processors/DSP:
- Security; SEC
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 672-LBGA (35x35)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347EVVALFB FAQ
1.How can I place an order for MPC8347EVVALFB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347EVVALFB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347EVVALFB reliable?
The price and inventory of MPC8347EVVALFB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347EVVALFB is usually 5 days.
3.What payment methods are accepted for MPC8347EVVALFB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347EVVALFB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347EVVALFB?
MPC8347EVVALFB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347EVVALFB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347EVVALFB?
For technical support, including MPC8347EVVALFB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347EVVALFB requirements.
6.How does Aetrix verify that MPC8347EVVALFB is sourced from the original manufacturer or authorized distributors?
All MPC8347EVVALFB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347EVVALFB meets industry standards.
7.What is the process for return or replacement of MPC8347EVVALFB?
All MPC8347EVVALFB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347EVVALFB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347EVVALFB part is unused and in its original packaging.
Return procedure for MPC8347EVVALFB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347EVVALFB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

