NXP Semiconductors MPC8347VRADDB
- Part No.:
- MPC8347VRADDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
MPC8347VRADDB.pdf
- Description:
- IC MPU MPC83XX 266MHZ 620HBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,918
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347VRADDB from Freescale Semiconductor is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000-Mbps Ethernet controllers (TSECs), DDR SDRAM controller supporting 32-/64-bit interfaces at up to 333 MHz (TBGA), PCI 2.2-compliant 32-bit/66-MHz interface, and hardware security engine with AES-128/192/256, DES/3DES, SHA-1/256, and RSA acceleration - deployed in network edge routers, industrial gateways, and secure communications appliances.
For engineers reviewing the MPC8347VRADDB datasheet, MPC8347VRADDB pinout, MPC8347VRADDB application, or MPC8347VRADDB equivalent, key selection considerations include DDR timing compliance (2.5-V SSTL2 I/O), TSEC RGMII/GMII/TBI interface support, PCI host/agent mode flexibility, e300 core cache configuration (32-KB I/D cache), and security engine crypto-channel concurrency - all validated for revision 1.1 silicon per MPC8347EEC Rev. 11 (02/2009).
Technical Context
The MPC8347VRADDB implements a superscalar PowerPC e300 core with floating-point, integer, and branch units, coupled with tightly integrated system logic including dual TSECs with IEEE 802.3z/802.3ac-compliant GMII/RGMII/TBI physical layer support and on-chip 2-KB transmit/receive FIFOs per channel. Its DDR SDRAM controller supports programmable timing, ECC, page-mode operation, and registered DIMM compatibility with 2.5-V SSTL2 I/O.
PCI interface operates in host or agent mode per configuration, compliant with PCI Spec 2.2 at 32-bit/66 MHz with parity, address translation, and five-master arbitration; security engine delivers concurrent crypto processing via four dedicated channels - PKEU (RSA/ECC), DEU (DES/3DES), AESU (Rijndael), AFEU (RC4), and MDEU (SHA/MD5/HMAC) - each with 256-byte buffer and flow control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| e300 Core Frequency | Up to 667 MHz - enables high-throughput packet forwarding and real-time protocol stack execution in networking applications. |
| DDR Interface | 32-/64-bit, up to 333 MHz (TBGA), 2.5-V SSTL2 - supports cost-optimized DDR-1 memory subsystems with full ECC and self-refresh capability. |
| TSEC Throughput | Dual 10/100/1000-Mbps controllers with 9.6-KB jumbo frame and RMON statistics - meets line-rate Layer 2/3 switching requirements in managed switches. |
| PCI Interface | 32-bit, 66 MHz, PCI 2.2-compliant, host/agent configurable - enables flexible expansion with legacy peripherals or co-processor offload without external bridge logic. |
| Security Engine | Four crypto-channels with AES-128/192/256, DES/3DES, SHA-1/256, RSA-2048 - accelerates IPSec/SSL/TLS termination in firewall and VPN gateway designs. |
| Power Supply | VDD = 1.2 V ± 60 mV, GVDD = 2.5 V ± 125 mV, OVDD/LVDD = 3.3 V ± 330 mV - requires tightly tracked multi-rail power sequencing with core-first ramp-up. |
| Thermal Dissipation | Max 3.6 W (TBGA, 533 MHz core, 333 MHz DDR) - mandates heatsink design per JEDEC JESD51-2 for sustained operation at 105°C junction temperature. |
Pinout & Package
Package: 620-pin TBGA (Thin Ball Grid Array), 27 mm × 27 mm, 1.0-mm ball pitch, RoHS-compliant - optimized for high-density routing and thermal dissipation in compact networking modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCK[0:7] | DDR Clock Output | Differential clock pair per byte lane - drives DDR SDRAM clock inputs with programmable phase alignment and skew compensation. |
| MDQ[0:63] | DDR Data I/O | 64-bit bidirectional data bus - supports burst transfers, read-modify-write, and ECC parity generation/checking for error-resilient memory access. |
| TSEC0_TXD[0:3] | Gigabit Ethernet TX | RGMII/GMII transmit data lanes - interfaces directly to PHY without serializer/deserializer for low-latency 1-Gbps link establishment. |
| PCI_AD[0:31] | PCI Address/Data | Multiplexed 32-bit address/data bus - enables PCI host or agent operation with dynamic address decoding and posted write support. |
| HRESET | Hardware Reset Output | Open-drain active-low signal - asserts synchronous reset to peripheral devices during cold boot or fault recovery sequences. |
Key Features
| Feature | Design Value |
|---|---|
| Lockable L1 Cache | Configurable portion of 32-KB instruction and 32-KB data cache remains resident during context switches - improves deterministic latency in real-time OS environments. |
| On-the-fly DDR Power Management | CKE-driven sleep mode and auto-refresh control - reduces dynamic power by >40% during idle memory periods without software intervention. |
| PCI-to-Memory Streaming | Direct DMA path between PCI bus and DDR SDRAM - eliminates CPU overhead for high-bandwidth data acquisition or video streaming applications. |
| USB Dual-Role Controller | EHCI-compatible host + device functionality with UTMI+/ULPI PHY interface - enables field-upgradeable firmware loading and USB peripheral bridging in embedded gateways. |
| Programmable Interrupt Controller | 35 internal + 8 external interrupt sources grouped into four priority levels - supports nested interrupt handling for time-critical packet classification and QoS scheduling. |
Applications
| Network Edge Router | Industrial Protocol Gateway |
|---|---|
Use Scenario: Aggregating multiple WAN/LAN interfaces with NAT, firewall, and QoS policy enforcement in compact SD-WAN edge nodes. IC Role / Device Role / Timing Role: Primary host processor executing Linux-based routing stack, managing dual TSECs for WAN/LAN traffic, and offloading IPSec encryption via integrated security engine. Use Value: Eliminates need for external crypto accelerator and separate switch fabric, reducing BOM count by 3–5 components while maintaining sub-100-μs packet processing latency. | Use Scenario: Translating Modbus TCP, PROFINET, and EtherNet/IP protocols across heterogeneous factory floor networks. IC Role / Device Role / Timing Role: Real-time protocol converter with deterministic GPIO and timer resources, leveraging local bus interface for legacy parallel I/O expansion and DUART for RS-485 serial connectivity. Use Value: Enables single-chip implementation of multi-protocol gateway with <1-ms inter-protocol translation jitter, verified under IEC 61131-3 runtime constraints. |
| Secure Wireless Access Point | Medical Imaging Data Hub |
Use Scenario: High-throughput 802.11n/ac AP with WPA3-Enterprise authentication, VLAN segmentation, and captive portal services. IC Role / Device Role / Timing Role: Central controller running OpenWrt, using USB 2.0 host port for Wi-Fi radio, TSECs for upstream fiber/copper links, and security engine for TLS 1.3 handshake acceleration. Use Value: Achieves 850 Mbps aggregate throughput with full WPA3 encryption enabled - 3× higher than software-only implementations on comparable ARM cores. | Use Scenario: DICOM image aggregation node collecting CT/MRI scans from PACS servers and distributing to diagnostic workstations. IC Role / Device Role / Timing Role: High-reliability data concentrator with ECC-protected DDR memory, dual TSECs for redundant 1-Gbps hospital network links, and PCIe interface for optional SSD storage expansion. Use Value: Guarantees zero-data-loss transfer of 500-MB DICOM studies over 24/7 operation via hardware CRC validation and memory scrubbing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349EVRADDB | Same e300 core, identical pinout, but revision 3.0 silicon with enhanced DDR timing margins and corrected errata per MPC8347EA spec. | Supports newer DDR-1 modules with tighter tDISKEW tolerance (±500 ps vs. ±750 ps) and improved PCI signal integrity at 66 MHz. | Select when new design requires documented errata fixes and extended lifecycle availability beyond 2015. |
| MPC8548CVMALG | PowerPC e500v2 core, 1.33 GHz, DDR2/3 controller, PCI Express 1.0, no integrated security engine - different architecture and package (672-pin PBGA). | Targets higher-performance control plane tasks (e.g., deep packet inspection) but requires external crypto IC and DDR2 PHY. | Choose for bandwidth-intensive applications needing >1 Gbps sustained throughput where security acceleration is handled externally. |
Compared with MPC8347VRADDB, MPC8349EVRADDB offers drop-in silicon replacement with verified DDR/PCI stability improvements, while MPC8548CVMALG provides higher compute headroom at the cost of increased BOM complexity and loss of integrated security acceleration - making MPC8347VRADDB optimal for cost-sensitive, security-critical embedded networking with mature DDR-1 ecosystems.
Availability
MPC8347VRADDB is available at Aetrix Electronics and suitable for network edge routers, industrial protocol gateways, and secure wireless access points requiring stable component supply through extended production lifecycles.
Supply support for MPC8347VRADDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) is a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.
The MPC8347VRADDB belongs to the PowerQUICC™ II Pro family, designed specifically for cost-optimized, highly integrated networking and communications infrastructure requiring deterministic real-time performance and hardware-accelerated security.
FAQ
What is the maximum DDR data rate supported by the MPC8347VRADDB?
The MPC8347VRADDB supports DDR-1 SDRAM at up to 333 MHz in the TBGA package variant, delivering 5.3 GB/s peak bandwidth on the 64-bit interface. This specification is validated for revision 1.1 silicon per MPC8347EEC Rev. 11 (02/2009) and requires 2.5-V SSTL2-compatible DRAM components with full ECC support. The MPC8347VRADDB does not support DDR2 or DDR3 memory standards.
Does the MPC8347VRADDB include hardware cryptographic acceleration?
Yes, the MPC8347VRADDB integrates a dedicated security engine with four crypto-channels supporting AES-128/192/256, DES/3DES, SHA-1/256, MD5, HMAC, RSA-2048, and elliptic curve cryptography. Each channel handles multi-command descriptor chains with 256-byte buffers and flow control, enabling concurrent IPSec/SSL/TLS processing without CPU intervention - a core feature confirmed in Section 1.1 of the MPC8347EEC hardware specifications.
What package type and pin count does the MPC8347VRADDB use?
The MPC8347VRADDB uses a 620-ball TBGA (Thin Ball Grid Array) package with 27 mm × 27 mm footprint and 1.0-mm ball pitch, as specified in Section 18 "Package and Pin Listings" of the MPC8347EEC Rev. 11 document. This package supports high-density PCB routing and thermal dissipation requirements for sustained operation at 105°C junction temperature in networking equipment.
Can the MPC8347VRADDB operate in both PCI host and agent modes?
Yes, the MPC8347VRADDB's PCI interface is configurable for either host or agent mode via strap pins and configuration registers, complying fully with PCI Specification Revision 2.2 at 32-bit/66 MHz. In host mode, it functions as a PCI bus master with address translation and memory prefetching; in agent mode, it responds to PCI transactions initiated by an external host - a capability explicitly detailed in Section 13 of the MPC8347EEC hardware specifications.
What is the recommended power supply sequencing for the MPC8347VRADDB?
The MPC8347VRADDB requires core voltage (VDD = 1.2 V) to be applied before I/O voltages (GVDD = 2.5 V, OVDD/LVDD = 3.3 V) and PORESET asserted prior to full power ramp-up, as stated in Section 2.2 "Power Sequencing" of MPC8347EEC Rev. 11. This sequence minimizes active driving on I/O pins during power transition and ensures reliable reset initialization - deviations may cause undefined behavior or latch-up in revision 1.1 silicon.
MPC8347VRADDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 266MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-HBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347VRADDB FAQ
1.How can I place an order for MPC8347VRADDB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347VRADDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347VRADDB reliable?
The price and inventory of MPC8347VRADDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347VRADDB is usually 5 days.
3.What payment methods are accepted for MPC8347VRADDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347VRADDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347VRADDB?
MPC8347VRADDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347VRADDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347VRADDB?
For technical support, including MPC8347VRADDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347VRADDB requirements.
6.How does Aetrix verify that MPC8347VRADDB is sourced from the original manufacturer or authorized distributors?
All MPC8347VRADDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347VRADDB meets industry standards.
7.What is the process for return or replacement of MPC8347VRADDB?
All MPC8347VRADDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347VRADDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347VRADDB part is unused and in its original packaging.
Return procedure for MPC8347VRADDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347VRADDB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

