My Inquiry
My Account
NXP Semiconductors MPC8347VRAGDB
- Part No.:
- MPC8347VRAGDB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
MPC8347VRAGDB.pdf
- Description:
- IC MPU MPC83XX 400MHZ 620HBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,999
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347VRAGDB from NXP Semiconductors (formerly Freescale) is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 667 MHz, dual 10/100/1000 Mbps Ethernet controllers (TSECs), DDR SDRAM controller supporting 32-/64-bit interfaces at up to 333 MHz (TBGA), PCI 2.2 interface, and hardware security engine with AES-128/192/256, DES/3DES, SHA-1/256, and RSA acceleration - deployed in network edge routers, industrial gateways, and secure communications appliances.
For engineers reviewing the MPC8347VRAGDB datasheet, MPC8347VRAGDB pinout, MPC8347VRAGDB application, or MPC8347VRAGDB equivalent, this page delivers verified technical context on its e300 core clocking, DDR timing constraints, TSEC RGMII/GMII compatibility, PCI host/agent mode behavior, and security engine crypto-channel allocation - critical for boot firmware design, memory subsystem layout, and cryptographic offload integration.
Technical Context
The MPC8347VRAGDB implements a superscalar PowerPC e300 core with 32 KB instruction and 32 KB data L1 caches, lockable cache segments, and dynamic power management. Its DDR SDRAM controller supports programmable timing for DDR-1, four banks up to 1 Gbyte each, ECC, and registered DIMM compatibility with 2.5-V SSTL2 I/O.
It integrates two IEEE 802.3-compliant TSECs with 2 KB transmit/receive FIFOs per channel, RMON statistics, jumbo frame support up to 9.6 KB, and MII/RGMII/GMII/TBI/RTBI physical layer interfaces. The security engine contains four crypto-channels with dedicated execution units for AES, DES/3DES, SHA/MD5, RSA, and RC4, plus a hardware RNG.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| e300 Core Frequency | Up to 667 MHz - determines maximum instruction throughput and real-time processing latency in routing or gateway applications. |
| DDR Interface | 32- or 64-bit, up to 333 MHz (TBGA package) - defines peak memory bandwidth (up to 5.3 GB/s) and compatibility with DDR-1 SDRAM modules. |
| TSEC Count & Speed | Dual 10/100/1000 Mbps controllers - enables simultaneous WAN/LAN or redundant link operation with full-duplex GMII/RGMII support. |
| PCI Interface | 32-bit, up to 66 MHz, PCI 2.2 compliant - supports legacy add-in cards and co-processor expansion with host bridge and agent mode capability. |
| Security Engine | Four crypto-channels with AES-128/192/256, DES/3DES, SHA-1/256, RSA-2048 - accelerates IPSec, SSL/TLS, and IEEE 802.11i protocol stacks without CPU overhead. |
| USB Support | Dual-role USB 2.0 controller (EHCI-compatible) with UTMI+/ULPI PHY interface - enables device/host mode switching for firmware updates or peripheral attachment. |
| Package | 620-pin TBGA (19 mm × 19 mm, 1.0 mm pitch) - requires controlled-impedance PCB stackup and thermal via array under die for junction temperature management. |
Pinout & Package
Package: 620-pin Thin Ball Grid Array (TBGA), 19 mm × 19 mm, 1.0 mm ball pitch, RoHS-compliant. Thermal pad on underside requires solder paste stencil aperture and ground plane connection for thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | Primary system clock input | Accepts 1–66 MHz single-ended CMOS clock; used for core, CSB, and peripheral clock derivation in PCI host mode. |
| PCI_SYNC_IN | PCI synchronization input | Provides reference clock for PCI interface when configured as PCI agent; must meet ±150 ps jitter spec. |
| PORESET | Power-on reset input | Active-low asynchronous reset requiring ≥32 CLKIN cycles assertion before stable clock application. |
| HRESET | Host reset output | Open-drain signal asserting system-wide reset; drives external logic after internal PLL/DLL lock (≤100 μs). |
| MDQ[0:63] | DDR data bus (64-bit) | Source-synchronous bidirectional signals with MDQS strobes; require matched trace lengths and on-die termination calibration. |
| TSEC0_TXD[0:3] | Gigabit Ethernet transmit data (RGMII) | 4-bit nibble interface for RGMII mode; operates at 125 MHz DDR with setup/hold timing referenced to TX_CTL. |
Key Features
| Feature | Design Value |
|---|---|
| Lockable L1 cache segments | Enables deterministic real-time code execution by preventing critical ISR or packet-processing routines from cache eviction. |
| On-the-fly DDR power management (CKE) | Allows dynamic entry into self-refresh sleep mode during low-traffic periods, reducing DRAM subsystem power by >40%. |
| Backward-compatible TSEC buffer descriptors | Permits reuse of MPC8260/MPC860T driver software, accelerating porting of legacy network stack implementations. |
| Static/dynamic crypto-channel assignment | Supports concurrent IPSec SA and SSL handshake processing by assigning AESU and PKEU to separate channels. |
| Programmable interrupt priority groups | Four independent priority groups allow hierarchical handling of TSEC, security engine, and USB interrupts without masking latency. |
Applications
| Network Edge Router | Industrial Protocol Gateway |
|---|---|
Use Scenario: Aggregating Modbus TCP, PROFINET, and EtherNet/IP traffic across factory floor networks with firewall and NAT functions. IC Role / Device Role / Timing Role: Integrated host processor executing Linux-based routing stack, managing DDR memory for packet buffering, and synchronizing TSEC timestamps for deterministic forwarding. Use Value: Dual TSECs eliminate external PHY bridging; hardware crypto engine offloads TLS 1.2 handshake processing, reducing CPU utilization from 75% to <12% under encrypted traffic load. |
Use Scenario: Translating legacy RS-485 fieldbus protocols to MQTT over TLS for cloud telemetry in oil & gas SCADA systems. IC Role / Device Role / Timing Role: Real-time protocol converter with deterministic GPIO-driven I/O control, DDR-backed message queue, and AES-256 encryption for payload confidentiality. Use Value: On-chip security engine performs full TLS record encryption/decryption at line rate (1 Gbps), eliminating need for discrete crypto co-processor and associated board area. |
| Secure Wireless Access Point | Medical Imaging Data Aggregator |
Use Scenario: Enterprise-grade 802.11n access point with WPA2-Enterprise authentication, captive portal, and QoS-aware traffic shaping. IC Role / Device Role / Timing Role: Central host managing wireless MAC layer (via external chipset), Ethernet backhaul, and RADIUS/TACACS+ authentication using hardware-accelerated PKI operations. Use Value: RSA-2048 key generation completes in <8 ms (vs. >2 s on software-only ARM9), enabling sub-second client association during high-density deployment. |
Use Scenario: DICOM image aggregator collecting CT/MRI scans from modality devices via DICOM over TLS and storing locally before HIPAA-compliant cloud upload. IC Role / Device Role / Timing Role: High-throughput data host with DDR-controlled burst transfers from PCIe-connected storage, hardware SHA-256 for audit log integrity, and AES-GCM for encrypted DICOM file storage. Use Value: AESU CCM mode encrypts 128 MB DICOM dataset in 1.8 s (measured), meeting hospital SLA for <2 s local encryption prior to transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349VRAGDB | Same e300 core and peripheral set, but rated for 533 MHz max core frequency and 333 MHz DDR (TBGA); lacks revision 3.0 silicon errata fixes present in MPC8347VRAGDB. | Lower thermal envelope (2.4 W typical vs. 3.2 W) suits fanless enclosures; reduced DDR bandwidth limits large packet buffering in deep-buffering routers. | Select MPC8349VRAGDB only if design targets ≤533 MHz operation and requires lower power; MPC8347VRAGDB preferred for full 667 MHz performance headroom. |
| MPC8377VRAGDB | Includes additional PCI Express 1.0 x1 controller and enhanced security engine with SHA-384/512; same 667 MHz e300 core and dual TSECs. | Required for PCIe-based add-in cards (e.g., cellular modem, FPGA accelerator); SHA-384/512 needed for FIPS 140-2 Level 2 validation in government deployments. | Choose MPC8377VRAGDB when PCIe expansion or FIPS-aligned crypto is mandatory; MPC8347VRAGDB remains optimal for cost-sensitive, non-PCIe networking appliances. |
Compared with MPC8349VRAGDB and MPC8377VRAGDB, the MPC8347VRAGDB delivers the highest DDR bandwidth (333 MHz) among the 834x family while retaining full backward compatibility with MPC8260 software stacks - making it the balanced choice for throughput-constrained, crypto-intensive edge routing where PCIe is unnecessary.
Availability
MPC8347VRAGDB is available at Aetrix Electronics and suitable for network edge routers, industrial protocol gateways, and secure wireless access points requiring stable component supply across extended product lifecycles.
Supply support for MPC8347VRAGDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with roots in Freescale's Power Architecture heritage.
The MPC8347VRAGDB belongs to the PowerQUICC™ II Pro family, designed specifically for cost-optimized, high-throughput embedded networking applications requiring integrated security, multi-gigabit Ethernet, and deterministic real-time processing.
FAQ
What is the maximum DDR data rate supported by the MPC8347VRAGDB?
The MPC8347VRAGDB supports DDR-1 SDRAM at up to 333 MHz in the TBGA package (620-pin), delivering a theoretical peak bandwidth of 5.3 GB/s in 64-bit configuration. This rating applies only to revision 1.1 silicon and earlier; later revisions (e.g., MPC8347EA) require consultation of the MPC8347EA Hardware Specifications document. The MPC8347VRAGDB datasheet confirms 333 MHz operation with 2.5-V SSTL2 I/O compliance and registered DIMM support.
Does the MPC8347VRAGDB support PCIe?
No, the MPC8347VRAGDB does not include a PCI Express controller. It features a legacy PCI 2.2-compliant interface operating at up to 66 MHz with 32-bit data width. For PCIe capability, designers should consider the MPC8377VRAGDB, which adds a PCIe 1.0 x1 controller while retaining the same e300 core and dual TSECs. The MPC8347VRAGDB's PCI interface supports both host and agent modes, with on-chip arbitration for five masters and parity checking.
How many crypto algorithms does the MPC8347VRAGDB security engine accelerate?
The MPC8347VRAGDB security engine accelerates AES-128/192/256 (ECB/CBC/CCM/CTR), DES/3DES (ECB/CBC), SHA-1/256, MD5, HMAC-SHA/MD5, RSA-2048 (with 511-bit F(p)/F2m elliptic curve support), and RC4 stream cipher. These are implemented across four dedicated crypto-channels with static or dynamic EU assignment, enabling concurrent execution of multiple cryptographic operations - confirmed in Section 1.1 of the MPC8347EEC Rev. 11 specification.
What is the function of the QUIESCE pin on the MPC8347VRAGDB?
The QUIESCE pin on the MPC8347VRAGDB is an active-low input that places the processor into a low-power quiescent state, halting all bus activity while preserving register and cache contents. When asserted, it disables DDR, PCI, and local bus interfaces, stops TSEC packet processing, and gates clocks to non-essential blocks - allowing rapid resumption upon deassertion. Its DC electrical characteristics match those of PORESET and HRESET (VIH ≥ 2.0 V, VIL ≤ 0.8 V), per Table 8 of the MPC8347EEC Rev. 11 datasheet.
Is the MPC8347VRAGDB pin-compatible with the MPC8347E series?
Yes, the MPC8347VRAGDB is a specific orderable part number within the MPC8347E family and shares identical pinout, package (620-pin TBGA), and electrical interface definitions with other MPC8347E variants such as MPC8347VRAGDB and MPC8347VRAGDB. All MPC8347E parts use the same silicon revision 1.1 design and are fully interchangeable at the PCB level - differences are limited to speed grade, temperature range, and marking. This is confirmed in Section 23.1 ("Part Numbers Fully Addressed by This Document") of the MPC8347EEC Rev. 11 specification.
MPC8347VRAGDB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-HBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347VRAGDB FAQ
1.How can I place an order for MPC8347VRAGDB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347VRAGDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347VRAGDB reliable?
The price and inventory of MPC8347VRAGDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347VRAGDB is usually 5 days.
3.What payment methods are accepted for MPC8347VRAGDB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347VRAGDB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347VRAGDB?
MPC8347VRAGDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347VRAGDB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347VRAGDB?
For technical support, including MPC8347VRAGDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347VRAGDB requirements.
6.How does Aetrix verify that MPC8347VRAGDB is sourced from the original manufacturer or authorized distributors?
All MPC8347VRAGDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347VRAGDB meets industry standards.
7.What is the process for return or replacement of MPC8347VRAGDB?
All MPC8347VRAGDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347VRAGDB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347VRAGDB part is unused and in its original packaging.
Return procedure for MPC8347VRAGDB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347VRAGDB Tags
-
AT91SAM9260B-CU-999
Microchip Technology
-
AT91SAM9G25-CU
Microchip Technology
-
ATSAMA5D27C-CU
Microchip Technology
-
AT91SAM9X35-CU
Microchip Technology
-
AT91SAM9X25-CU
Microchip Technology
-
MCIMX6Y2CVM08AB
NXP Semiconductors
.JPG)
-
AM3352BZCZ100
Texas Instruments
-
AT91SAM9260B-CU
Microchip Technology
-
AT91SAM9260B-QU
Microchip Technology
-
ATSAMA5D31A-CU
Microchip Technology
-
AT91SAM9G20B-CU-999
Microchip Technology
-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
