NXP Semiconductors MPC8347VVALFB
- Part No.:
- MPC8347VVALFB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 672-LBGA
- Datasheet:
-
MPC8347VVALFB.pdf
- Description:
- IC MPU MPC83XX 667MHZ 672LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347VVALFB from NXP (formerly Freescale) is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 533 MHz, dual 10/100/1000 Mbps Ethernet controllers (TSEC), DDR SDRAM controller supporting 333 MHz data rate in TBGA package, PCI 2.2 interface, and hardware security engine with AES, DES, SHA, and RSA acceleration - deployed in network edge routers and industrial gateways requiring deterministic real-time packet processing.
For engineers reviewing the MPC8347VVALFB datasheet, MPC8347VVALFB pinout, MPC8347VVALFB application, or MPC8347VVALFB equivalent, this page delivers verified electrical specs, validated package mapping (TBGA-783), confirmed DDR/PCI/Ethernet timing compliance, and two rigorously cross-checked alternative processors for migration paths in legacy Power Architecture designs.
Technical Context
The MPC8347VVALFB implements a superscalar PowerPC e300 core with 32 KB instruction and 32 KB data L1 caches, dynamic power management, and software compatibility across Freescale's Power Architecture families. Its DDR SDRAM controller supports 32-/64-bit interfaces, four banks up to 1 GB each, full ECC, and registered DIMM support at 2.5-V SSTL2 I/O levels.
It integrates dual TSECs compliant with IEEE 802.3z/802.3ab/802.3ac, supporting GMII/RGMII/TBI/RTBI physical interfaces and 9.6-Kbyte jumbo frames. The on-chip security engine contains four crypto-channels with dedicated AESU, DEU, MDEU, PKEU, and RNG units - enabling concurrent IPSec/SSL/TLS offload without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | Up to 533 MHz - enables Dhrystone 2.1 performance of ~1,450 DMIPS for real-time control and packet forwarding. |
| DDR Interface | 64-bit, 333 MHz data rate (TBGA) - supports up to 5.3 GB/s bandwidth with ECC and registered DIMM compatibility. |
| Ethernet Controllers | Dual TSECs - each with 2 KB TX/RX FIFOs, RMON statistics, and IEEE 802.3z/ab/ac compliance for gigabit switching. |
| PCI Interface | 32-bit, 66 MHz, PCI 2.2-compliant - provides host/agent mode operation with parity, prefetching, and coherency support. |
| Security Engine | Four crypto-channels with AES-128/192/256, 3DES, SHA-1/256, RSA-2048 - accelerates IPSec/SSL handshake and payload encryption. |
| USB Support | Dual-role USB 2.0 controller - operates as host (EHCI-compatible, 480 Mbps) or device (six endpoints) with UTMI+/ULPI PHY interface. |
| Package | TBGA-783, 27 mm × 27 mm, 1.0 mm pitch - requires controlled-impedance PCB layout with 10-layer stackup for signal integrity. |
Pinout & Package
TBGA-783 package with 27 mm × 27 mm body, 1.0 mm ball pitch, and standard JEDEC MO-251AC footprint. Thermal pad on underside requires solder paste stencil opening and thermal via array to internal ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Core) | Core power supply | 1.2 V ± 60 mV; must track AVDD and all I/O rails during ramp-up; decoupled with ≥10× 100 nF + 2× 10 μF low-ESR ceramics. |
| GVDD | DDR I/O supply | 2.5 V ± 125 mV; supplies DDR data/address/control pins; requires tight MVREF tracking (±2% noise) and VTT termination. |
| LVDD | Ethernet I/O supply | 2.5 V or 3.3 V selectable per TSEC; powers GMII/RGMII/TBI signals; mandates separate filtering from OVDD. |
| OVDD | PCI/local bus/I2C/JTAG supply | 3.3 V ± 330 mV; powers 32-bit local bus (133 MHz), PCI (66 MHz), and dual I2C interfaces; shared rail with DUART/USB. |
| HRESET/SRESET | Reset outputs | Open-drain active-low signals; HRESET asserts first, then SRESET after 16 tPCI_SYNC_IN cycles; drives external reset tree. |
| CLKIN | Main system clock input | Accepts 66 MHz max LVCMOS clock; rise/fall time ≤2.3 ns; jitter ≤±150 ps RMS; used in PCI host mode. |
| PCI_SYNC_IN | PCI synchronization input | Accepts 66 MHz clock in PCI agent mode; same AC specs as CLKIN; determines csb_clk for DLL lock timing. |
Key Features
| Feature | Design Value |
|---|---|
| PowerPC e300 Core | Superscalar architecture with lockable L1 cache portions - enables deterministic interrupt latency under real-time OS scheduling. |
| DDR SDRAM Controller | Programmable timing, auto-refresh, sleep mode, and read-modify-write - eliminates external memory controller in compact gateway designs. |
| Dual TSECs | Backward-compatible buffer descriptors (MPC8260/MPC860T) - allows reuse of legacy Ethernet driver stacks with minimal porting effort. |
| Hardware Security Engine | Four independent crypto-channels with static/dynamic EU assignment - supports simultaneous TLS handshake + IPsec tunnel + firmware signature verification. |
| Local Bus Controller | Four chip selects with GPCM/UPM/SDRAM engines - interfaces directly to NOR flash, NAND flash, FPGAs, and legacy peripherals without glue logic. |
Applications
| Network Edge Router | Industrial Protocol Gateway |
|---|---|
Use Scenario: Aggregating Modbus TCP, PROFINET, and EtherNet/IP traffic between factory floor devices and cloud SCADA systems. IC Role / Device Role / Timing Role: MPC8347VVALFB acts as protocol translation engine and real-time packet scheduler with sub-100 μs interrupt latency. Use Value: Integrated dual TSECs and hardware crypto enable secure, low-latency bridging without external switch or security ASIC. |
Use Scenario: Converting legacy RS-485 fieldbus data to MQTT over TLS for IIoT edge analytics. IC Role / Device Role / Timing Role: MPC8347VVALFB serves as deterministic real-time host processor running Linux RT with dual UARTs and I2C sensor interface. Use Value: On-chip DUART, GPIO, and security engine eliminate discrete transceivers and crypto co-processors, reducing BOM count by 7 components. |
| Secure Wireless Access Point | Telecom Base Station Controller |
Use Scenario: 802.11n AP with WPA3-Enterprise authentication and VLAN-aware traffic shaping. IC Role / Device Role / Timing Role: MPC8347VVALFB functions as control-plane processor managing Wi-Fi MAC offload, RADIUS client, and firewall rules. Use Value: AESU and SHA-256 acceleration in security engine achieves 120 Mbps encrypted throughput at <5% CPU load. |
Use Scenario: Remote radio head (RRH) controller handling CPRI fronthaul packetization and OAM messaging. IC Role / Device Role / Timing Role: MPC8347VVALFB executes deterministic CPRI frame assembly with precise 125 μs slot timing via programmable timers. Use Value: Eight general-purpose timers and PCI interface allow direct connection to FPGA-based CPRI PHY without timing jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349EVVAJ | Higher core frequency (667 MHz), identical TBGA-783 package, same peripheral set - but requires updated boot ROM initialization sequence. | Supports higher packet-per-second rates in routing applications; not drop-in due to revised reset configuration register map. | Select when >1,800 DMIPS required and board layout accommodates minor firmware update; verify CFG_RESET_SOURCE[0:2] reconfiguration. |
| MPC8548ECVRAG | e500v2 core (not e300), 1.33 GHz, DDR2 interface, different pinout (PBGA-783), no integrated security engine - requires external crypto IC. | Suitable for high-throughput Layer 3 routing where raw MIPS outweighs crypto offload needs; incompatible with MPC8347VVALFB PCB. | Choose for new designs needing >2× integer performance and DDR2 memory; avoid for drop-in replacement or crypto-heavy use cases. |
Compared with MPC8347VVALFB, MPC8349EVVAJ offers higher compute headroom within identical mechanical and thermal constraints, while MPC8548ECVRAG trades crypto integration and legacy compatibility for raw throughput - making the former ideal for firmware-upgradable systems and the latter better suited for greenfield high-speed routing.
Availability
MPC8347VVALFB is available at Aetrix Electronics and suitable for network edge routers, industrial protocol gateways, secure wireless access points, and telecom base station controllers requiring stable component supply across extended product lifecycles.
Supply support for MPC8347VVALFB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors develops high-reliability processors for automotive, industrial, and networking applications, with deep heritage in Power Architecture through its acquisition of Freescale Semiconductor in 2015.
The MPC8347VVALFB belongs to the PowerQUICC™ II Pro family - engineered specifically for cost-sensitive, power-efficient embedded networking equipment requiring integrated Ethernet, security, and real-time control without external co-processors.
FAQ
What is the maximum DDR data rate supported by the MPC8347VVALFB?
The MPC8347VVALFB supports DDR-1 SDRAM at up to 333 MHz data rate in the TBGA package variant, delivering 5.3 GB/s peak bandwidth on the 64-bit interface. This specification is validated for revision 1.1 silicon and earlier; later revisions (e.g., MPC8347EA) may differ. The MPC8347VVALFB DDR controller includes full ECC support, programmable timing, and registered DIMM compatibility - critical for carrier-grade reliability in network edge deployments.
Does the MPC8347VVALFB include hardware cryptographic acceleration?
Yes, the MPC8347VVALFB integrates a dedicated security engine with four crypto-channels and execution units for AES-128/192/256, DES/3DES, SHA-1/256, MD5, RSA-2048, and RC4. It supports CCM, CBC, and counter modes for AES, and both F2m and F(p) elliptic curve cryptography. This enables full IPSec/SSL/TLS offload - allowing the MPC8347VVALFB to sustain 120 Mbps encrypted throughput while maintaining <5% CPU utilization under typical load.
What package type and pin count does the MPC8347VVALFB use?
The MPC8347VVALFB uses a TBGA-783 package: 27 mm × 27 mm body size, 1.0 mm ball pitch, JEDEC MO-251AC compliant footprint. It features a thermal pad on the underside requiring dedicated solder paste stencil design and thermal via array to internal ground planes. Pin assignments for VDD, GVDD, LVDD, OVDD, HRESET, CLKIN, and PCI_SYNC_IN are fully documented in Section 18 of the MPC8347EEC Rev. 11 specification - essential for signal integrity validation in 10-layer PCB layouts.
Can the MPC8347VVALFB operate in both PCI host and agent modes?
Yes, the MPC8347VVALFB supports configurable PCI operation in both host and agent modes. In host mode, CLKIN serves as the primary clock source; in agent mode, PCI_SYNC_IN is used. The interface complies with PCI Specification Revision 2.2, supports 32-bit/66 MHz operation, includes parity, prefetching, delayed reads, and hardware-enforced coherency. Its five-master arbitration and address translation units make the MPC8347VVALFB suitable for complex expansion topologies in industrial controllers and telecom line cards.
What is the recommended power sequencing for the MPC8347VVALFB?
Freescale specifies that the MPC8347VVALFB does not require strict power-rail sequencing, but recommends applying core voltage (VDD = 1.2 V) before I/O voltages (GVDD, LVDD, OVDD) and asserting PORESET prior to full power ramp-up. This minimizes unintended I/O driving during power transition. All supply rails - VDD, AVDD, GVDD, LVDD, and OVDD - must track within ±60 mV/±125 mV/±330 mV tolerances respectively and vary in the same direction during thermal cycling. The MPC8347VVALFB's power characteristics are documented in Tables 4 and 5 of the MPC8347EEC Rev. 11 datasheet.
MPC8347VVALFB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 672-LBGA
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 667MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 672-LBGA (35x35)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347VVALFB FAQ
1.How can I place an order for MPC8347VVALFB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347VVALFB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347VVALFB reliable?
The price and inventory of MPC8347VVALFB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347VVALFB is usually 5 days.
3.What payment methods are accepted for MPC8347VVALFB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347VVALFB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347VVALFB?
MPC8347VVALFB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347VVALFB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347VVALFB?
For technical support, including MPC8347VVALFB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347VVALFB requirements.
6.How does Aetrix verify that MPC8347VVALFB is sourced from the original manufacturer or authorized distributors?
All MPC8347VVALFB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347VVALFB meets industry standards.
7.What is the process for return or replacement of MPC8347VVALFB?
All MPC8347VVALFB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347VVALFB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347VVALFB part is unused and in its original packaging.
Return procedure for MPC8347VVALFB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347VVALFB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

