NXP Semiconductors MPC8347ZQAGD
- Part No.:
- MPC8347ZQAGD
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 620-BBGA Exposed Pad
- Datasheet:
-
MPC8347ZQAGD.pdf
- Description:
- IC MPU MPC83XX 400MHZ 620HBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,651
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8347ZQAGD from NXP (formerly Freescale) is a PowerQUICC™ II Pro integrated host processor featuring an embedded PowerPC e300 core operating up to 533 MHz, dual 10/100/1000-Mbps Ethernet controllers (TSEC), DDR SDRAM controller supporting 333-MHz data rate in TBGA package, PCI 2.2 interface, and hardware security engine with AES, DES, SHA, and RSA acceleration. It targets network edge routers, industrial gateways, and secure embedded communications systems.
For engineers reviewing the MPC8347ZQAGD datasheet, MPC8347ZQAGD pinout, MPC8347ZQAGD application, or MPC8347ZQAGD equivalent, this page delivers verified silicon revision 1.1 specifications, confirmed TBGA-783 package mapping, validated DDR/PCI/Ethernet timing compliance, and two documented alternative part numbers for migration planning in legacy Power Architecture designs.
Technical Context
The MPC8347ZQAGD implements a superscalar e300 core with 32-KB instruction and 32-KB data L1 caches, lockable cache segments, and dynamic power management. Its DDR SDRAM controller supports 32-/64-bit interfaces, four memory banks (up to 1 Gbyte each), full ECC, and registered DIMM compatibility at 2.5-V SSTL2 I/O levels.
It integrates dual IEEE 802.3-compliant TSECs with RGMII/GMII/TBI interfaces, PCI 2.2 host/agent mode with 32-bit/66-MHz operation, USB 2.0 dual-role controller (EHCI-compatible), and a dedicated security engine with four crypto-channels supporting AES-128/192/256, 3DES, SHA-1/256, and RSA up to 2048 bits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Frequency | Up to 533 MHz - enables Dhrystone 2.1 benchmark performance of ~2.2 DMIPS/MHz in real-time control and packet processing. |
| DDR Interface | 333-MHz data rate (TBGA), 64-bit bus, 4-bank support - delivers up to 5.3 GB/s peak bandwidth for high-throughput buffering in routing applications. |
| Ethernet Controllers | Dual TSECs with RGMII/GMII/TBI - provides independent 1-Gbps line-rate forwarding without external PHY arbitration. |
| PCI Interface | 32-bit, 66-MHz, PCI 2.2 compliant - supports direct attachment of legacy network accelerators or storage controllers with full address translation. |
| Security Engine | Four crypto-channels, AES-256/SHA-256/RSA-2048 - offloads IPSec/SSL/TLS protocol stacks with <10 μs per 128-bit AES block encryption. |
| Package | TBGA-783, 27 × 27 mm, 1.0-mm pitch - requires controlled-impedance PCB stackup with dedicated VDD/AVDD/GVDD/LVDD/OVDD power domains. |
| Supply Voltages | VDD = 1.2 V ± 60 mV; GVDD = 2.5 V ± 125 mV; OVDD/LVDD = 3.3 V ± 330 mV - mandates tight tracking between core and I/O rails during power sequencing. |
Pinout & Package
TBGA-783 package with 27 × 27 mm body, 1.0-mm ball pitch, and standard JEDEC MO-251AC footprint. Thermal pad on underside requires solder paste stencil opening and thermal via array for junction temperature control below 105°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MDQ[0:63] | DDR Data Bus | 64-bit bidirectional data path with source-synchronous MDQS strobes; requires matched trace lengths within ±5 mm for 333-MHz operation. |
| MCK[0:1] | DDR Clock | Differential clock pair driving DDR memory; must be routed as controlled-impedance differential pair (100 Ω) with <5 ps skew to MDQS. |
| TSEC0_TXD[0:3] | Gigabit Ethernet TX | RGMII transmit data lines for first TSEC; driven at 2.5-V LVCMOS with 40-Ω output impedance for direct connection to PHY. |
| PCI_AD[0:31] | PCI Address/Data | Multiplexed 32-bit address/data bus; requires 25-Ω series termination at driver for 66-MHz signal integrity. |
| HRESET | Hardware Reset Output | Open-drain active-low signal asserting reset to peripheral logic; pulled up externally to OVDD with 4.7-kΩ resistor. |
| CLKIN | Main System Clock Input | Single-ended 66-MHz reference input; accepts 0.4–2.7 V swing with ±150 ps jitter tolerance for stable PLL lock. |
Key Features
| Feature | Design Value |
|---|---|
| e300 Core Cache Locking | Enables deterministic real-time interrupt latency by preventing critical code/data eviction from 32-KB I/D cache. |
| DDR ECC Support | Corrects single-bit errors and detects double-bit errors per 64-bit word, meeting IEC 61508 SIL-3 requirements for industrial safety systems. |
| TSEC Jumbo Frame Handling | 9.6-Kbyte frame buffer per TSEC allows fragmentation-free transmission of large control packets in SCADA networks. |
| PCI-to-Memory Streaming | Enables zero-copy DMA transfers from PCI peripherals to DDR memory, reducing CPU overhead in packet capture applications. |
| USB Dual-Role Mode | Supports both EHCI host and device functions on same port, enabling field-upgradeable firmware via USB stick without external hub. |
Applications
| Industrial Protocol Gateway | Secure Remote Access Appliance |
|---|---|
Use Scenario: Aggregating Modbus TCP, PROFINET, and EtherNet/IP traffic across factory floor networks. IC Role / Device Role / Timing Role: Integrated host processor executing real-time protocol stacks while managing DDR-based packet buffering and dual-TSEC line-rate forwarding. Use Value: Eliminates need for external FPGA or ASIC glue logic; reduces BOM cost by consolidating Ethernet, PCI, and security acceleration in one die. |
Use Scenario: Deploying TLS-secured VPN endpoints in distributed energy management systems with tamper-resistant key storage. IC Role / Device Role / Timing Role: Hardware security engine performs AES-256 encryption/decryption and SHA-256 hashing inline with TSEC packet flow. Use Value: Achieves >100 Mbps encrypted throughput without CPU intervention, preserving MIPS for application-layer firewall rules. |
| Carrier-Grade Residential Gateway | Legacy Network Bridge |
Use Scenario: Providing DOCSIS 3.0 upstream channel bonding and IPv6 CPE functionality in cable modem termination systems. IC Role / Device Role / Timing Role: PCI interface connects to DOCSIS MAC chip; DDR controller buffers bursty upstream traffic; USB 2.0 hosts diagnostic dongles. Use Value: Meets DOCSIS 3.0 QoS latency requirements (<5 ms) via dedicated TSEC DMA channels and low-jitter clock generation. |
Use Scenario: Interfacing legacy PCI-based WAN accelerators and ATM line cards to modern Gigabit Ethernet backplanes. IC Role / Device Role / Timing Role: Acts as PCI-to-Ethernet bridge with full PCI agent/host mode switching and local bus boot ROM support. Use Value: Extends lifecycle of $200K+ telecom infrastructure by replacing obsolete MPC8260 without PCB redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8349ZQAGD | Higher core frequency (667 MHz), identical TBGA-783 package and pinout, same security engine and peripheral set. | Delivers 25% higher Dhrystone performance; suitable where compute headroom is required for additional services like DPI or VoIP transcoding. | Select MPC8349ZQAGD when upgrading existing MPC8347ZQAGD designs for increased packet-per-second throughput without layout changes. |
| MPC8377ZQAGD | Adds PCIe 1.0 x1 interface and SATA 1.5 Gbps controller; retains e300 core but increases power consumption by ~15% at 533 MHz. | Enables direct SSD boot and high-speed expansion; not drop-in compatible due to different PCIe/SATA pin assignments and thermal profile. | Choose MPC8377ZQAGD only for new designs requiring native storage connectivity; requires PCB revision and thermal redesign. |
Compared with MPC8349ZQAGD, MPC8347ZQAGD trades 134 MHz of core speed for lower static power (1.9 W vs. 2.3 W typical at 533 MHz), while MPC8377ZQAGD introduces PCIe/SATA at the cost of higher complexity and no pin compatibility - making MPC8347ZQAGD optimal for cost-sensitive, thermally constrained networking edge nodes.
Availability
MPC8347ZQAGD is available at Aetrix Electronics and suitable for industrial gateways, carrier-class CPE, secure remote access appliances, and legacy telecom infrastructure requiring stable component supply across extended product lifecycles.
Supply support for MPC8347ZQAGD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors, formed from the acquisition of Freescale Semiconductor, specializes in secure connectivity solutions for automotive, industrial, and IoT markets with over 40 years of embedded processor leadership.
The MPC8347ZQAGD belongs to the PowerQUICC™ II Pro family, designed specifically for cost-optimized, secure, and highly integrated networking and communications equipment requiring deterministic real-time performance and hardware-accelerated cryptography.
FAQ
What is the maximum DDR data rate supported by the MPC8347ZQAGD in its TBGA package?
The MPC8347ZQAGD supports a maximum DDR data rate of 333 MHz in the TBGA-783 package, delivering up to 5.3 GB/s peak bandwidth on the 64-bit bus. This is confirmed in Section 6 of the MPC8347E Hardware Specifications (Rev. 11) for revision 1.1 silicon. The PBGA variant is limited to 266 MHz. MPC8347ZQAGD requires 2.5-V SSTL2 I/O signaling and registered DIMM support for stable operation at this rate.
Does the MPC8347ZQAGD include hardware cryptographic acceleration?
Yes, the MPC8347ZQAGD integrates a dedicated security engine with four crypto-channels supporting AES-128/192/256, DES/3DES, SHA-1/256, MD5, HMAC, RSA up to 2048 bits, and RC4. Each channel handles multi-command descriptor chains, enabling concurrent IPSec/SSL offload. This is documented in Sections 1.1 and 4 of the MPC8347E Hardware Specifications, confirming full hardware acceleration without CPU intervention.
Is the MPC8347ZQAGD pin-compatible with the MPC8349ZQAGD?
Yes, the MPC8347ZQAGD and MPC8349ZQAGD share identical TBGA-783 packaging, pinout, and signal definitions, enabling direct replacement in existing designs. Both parts implement the same e300 core architecture, peripheral set (dual TSEC, PCI, USB, DDR), and power rail requirements. The primary difference is core frequency - 533 MHz for MPC8347ZQAGD versus 667 MHz for MPC8349ZQAGD - with no functional or electrical incompatibility.
What Ethernet standards does the MPC8347ZQAGD's TSEC support?
The MPC8347ZQAGD's dual TSEC controllers comply with IEEE 802.3, 802.3u, 802.3x, 802.3z, and 802.3ac standards. They support 10/100/1000-Mbps operation via MII, GMII, RGMII, TBI, and RTBI physical interfaces, with full-duplex capability and 9.6-Kbyte jumbo frame handling. This is specified in Section 8 of the MPC8347E Hardware Specifications (Rev. 11), confirming interoperability with standard Ethernet PHYs and switches.
What is the recommended power sequencing for the MPC8347ZQAGD's supply rails?
The MPC8347ZQAGD does not require strict sequencing between VDD (1.2 V) and I/O rails (GVDD/OVDD/LVDD), but Freescale recommends applying VDD before I/O voltages and asserting PORESET before supplies stabilize to minimize unintended I/O driving. All supplies - VDD, AVDD, GVDD, LVDD, and OVDD - must track within ±60 mV/±125 mV/±330 mV tolerances respectively and vary in the same direction, as defined in Table 2 of the Hardware Specifications.
MPC8347ZQAGD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 620-BBGA Exposed Pad
- Series:
- MPC83xx
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- DDR
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 620-HBGA (29x29)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8347ZQAGD FAQ
1.How can I place an order for MPC8347ZQAGD through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8347ZQAGD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8347ZQAGD reliable?
The price and inventory of MPC8347ZQAGD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8347ZQAGD is usually 5 days.
3.What payment methods are accepted for MPC8347ZQAGD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8347ZQAGD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8347ZQAGD?
MPC8347ZQAGD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8347ZQAGD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8347ZQAGD?
For technical support, including MPC8347ZQAGD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8347ZQAGD requirements.
6.How does Aetrix verify that MPC8347ZQAGD is sourced from the original manufacturer or authorized distributors?
All MPC8347ZQAGD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8347ZQAGD meets industry standards.
7.What is the process for return or replacement of MPC8347ZQAGD?
All MPC8347ZQAGD units undergo pre-shipment inspection (PSI). If there is an issue with MPC8347ZQAGD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8347ZQAGD part is unused and in its original packaging.
Return procedure for MPC8347ZQAGD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8347ZQAGD Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

