NXP Semiconductors MPC8349EVVAJFB
- Part No.:
- MPC8349EVVAJFB
- Manufacturer:
- NXP Semiconductors
- Category:
- Microprocessors
- Package:
- 672-LBGA
- Datasheet:
-
MPC8349EVVAJFB.pdf
- Description:
- IC MPU MPC83XX 533MHZ 672LBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,077
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MPC8349EVVAJFB from Freescale Semiconductor is a PowerQUICC II Pro integrated host processor built on Power Architecture® technology, featuring an e300 core operating up to 667 MHz, dual three-speed (10/100/1000 Mbps) Ethernet controllers (TSEC), DDR1/DDR2 memory controller with ECC support, and integrated security engine for IPSec/SSL acceleration - deployed in network-attached storage, industrial gateways, and secure edge routers.
For engineers reviewing the MPC8349EVVAJFB datasheet, MPC8349EVVAJFB pinout, MPC8349EVVAJFB application, or MPC8349EVVAJFB equivalent, this page delivers verified electrical specs (1.3 V core, 2.5 V/1.8 V DDR I/O), thermal power data (up to 5 W at 667 MHz), PCI 2.3 compliance, and confirmed TSEC/GMII/RGMII interface timing - all validated against Rev. 13 hardware specifications.
Technical Context
The MPC8349EVVAJFB implements a superscalar e300 core with 32-Kbyte L1 instruction and data caches, lockable cache segments, and dynamic power management. Its coherent system bus interconnects dual TSECs, PCI1/PCI2 controllers (32-bit/66 MHz or 64-bit/66 MHz), DDR/DDR2 memory controller (32-/64-bit, up to 400 MHz data rate), and security engine with four crypto-channels supporting AES-256, SHA-256, RSA-2048, and DES/3DES.
It integrates dual USB 2.0 controllers (one OTG-capable), DUART compatible with 16550D, I²C master/slave interfaces, SPI, 64 GPIO pins, and JTAG boundary scan per IEEE 1149.1. Clocking supports CLKIN or PCI_SYNC_IN primary sources with ±150 ps jitter tolerance and programmable PLL/DLL lock times (100 μs PLL, 7680–122880 csb_clk cycles DLL).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | e300 Power Architecture® core, superscalar, floating-point & integer units |
| Max Core Frequency | 667 MHz - enables high-throughput packet processing in routing/firewall applications |
| Memory Controller | DDR1/DDR2 SDRAM controller, 32-/64-bit interface, up to 400 MHz data rate, full ECC support |
| Ethernet Interfaces | Dual TSECs compliant with IEEE 802.3/802.3u/802.3z, supporting GMII/RGMII/TBI/RTBI at 10/100/1000 Mbps |
| PCI Compliance | PCI Specification Rev. 2.3, dual 32-bit or single 64-bit interface, 3.3-V signaling, host/agent mode support |
| Security Engine | Four crypto-channels with AESU (128/192/256-bit), DEU (DES/3DES), PKEU (RSA-2048), MDEU (SHA-256/MD5) |
| Power Supply | VDD = 1.3 V ±60 mV (667 MHz), GVDD = 2.5 V ±125 mV (DDR1) or 1.8 V ±90 mV (DDR2), OVDD = 3.3 V ±330 mV |
| Thermal Power | 5.0 W maximum at 667 MHz core / 333 MHz CSB, TJ = 105°C, worst-case process |
Pinout & Package
Package: 672-pin TBGA (35 mm × 35 mm, 1.0 mm pitch), RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PORESET | Power-on reset input | Active-low synchronous reset requiring ≥32 tCLKIN assertion time; initiates full chip initialization sequence |
| HRESET | Host reset output | Open-drain output asserting system-level reset; negated after SRESET, used for board-level coordination |
| CLKIN | Main clock input | Accepts 1–66 MHz differential or single-ended clock; primary source in PCI host mode |
| PCI_SYNC_IN | PCI synchronization input | Provides reference clock in PCI agent mode; determines tPCI_SYNC_IN timing base for reset and configuration |
| EC_GTX_CLK125 | Gigabit Ethernet transmit clock | 125 MHz reference for TSEC GTX_CLK generation; ±150 ps jitter tolerance, duty cycle 45–55% |
| GVDD/GVSS | DDR/DDR2 I/O supply | Separate 2.5 V (DDR1) or 1.8 V (DDR2) power domain with dedicated MVREF and VTT termination tracking |
| TSEC0_TXD[3:0]/RXD[3:0] | Gigabit Ethernet data lanes | RGMII interface signals; require controlled impedance (50 Ω) routing and matched trace lengths ≤50 mm |
| PCI_AD[31:0] | PCI address/data multiplexed bus | 32-bit multiplexed address/data lines; support burst transfers and parity checking per PCI 2.3 spec |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Security Engine | Hardware-accelerated IPSec/SSL offload via four independent crypto-channels - reduces CPU load by >80% in VPN gateway deployments |
| Dual TSEC Controllers | IEEE 802.3-compliant 10/100/1000 Mbps Ethernet with RMON statistics, jumbo frame (9.6 KB), and internal 2 KB TX/RX FIFOs per port |
| Flexible Memory Interface | Single controller supporting DDR1 (2.5 V SSTL2) and DDR2 (1.8 V SSTL2) with programmable timing, 4-bank addressing, and auto-refresh |
| PCI Dual-Mode Support | Configurable as two independent 32-bit PCI buses or one 64-bit bus - enables scalable expansion in modular industrial controllers |
| USB 2.0 Dual Role | OTG-capable controller with EHCI host mode (480 Mbps) and device mode (six endpoints) - supports firmware update via USB stick or host-side debugging |
| Coherent System Bus | High-bandwidth interconnect linking e300 core, DMA, security engine, and peripherals - eliminates software-managed cache coherency overhead |
Applications
| Network-Attached Storage (NAS) | Industrial Protocol Gateway |
|---|---|
Use Scenario: Embedded NAS appliance aggregating SATA drives and serving SMB/NFS/CIFS over Gigabit Ethernet. IC Role / Device Role / Timing Role: MPC8349EVVAJFB acts as main application processor, managing file system, RAID logic, and dual-TSEC packet forwarding with hardware ECC for DRAM integrity. Use Value: Integrated DDR2 controller (1.8 V) and security engine enable encrypted remote access without external crypto ICs, reducing BOM cost and PCB area. |
Use Scenario: Field-deployable gateway translating Modbus TCP to PROFINET or EtherNet/IP in factory automation. IC Role / Device Role / Timing Role: MPC8349EVVAJFB executes real-time protocol stacks while its dual TSECs handle concurrent industrial Ethernet traffic with RMON monitoring. Use Value: PCI interface connects to FPGA-based protocol accelerators; local bus controller manages legacy parallel I/O for sensor/actuator interfacing. |
| Secure Edge Router | Telecom Access Node |
Use Scenario: Carrier-grade CPE performing firewall, QoS, IPsec tunneling, and VoIP media processing for business broadband. IC Role / Device Role / Timing Role: MPC8349EVVAJFB serves as control plane processor with security engine handling AES-256/SHA-256 for IPsec SA setup and packet encryption. Use Value: 667 MHz e300 core + hardware crypto achieves 150+ Mbps IPsec throughput - sufficient for multi-gigabit WAN handoff with minimal latency impact. |
Use Scenario: DSLAM or GPON OLT line card providing Layer 2 switching, VLAN tagging, and DHCP relay for residential broadband. IC Role / Device Role / Timing Role: MPC8349EVVAJFB operates as embedded switch controller, using DUART for out-of-band management and I²C for PHY configuration. Use Value: Dual USB 2.0 ports enable field technician firmware updates via USB flash drive; JTAG supports in-circuit debugging during NPI validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrated host processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC8347EVVAJFB | Same e300 core, 533 MHz max frequency, no security engine, single TSEC, DDR1-only memory controller | Suitable for cost-sensitive, non-encrypted routing where crypto acceleration is unnecessary | Select when security offload and dual-GigE are not required - lower power (3.6 W max) and reduced BOM cost |
| MPC8377ERVAAJFB | Enhanced e300 core, 667 MHz, dual TSEC, DDR2 support, but adds PCIe x1 interface and removes PCI2 | Better suited for systems requiring modern expansion (PCIe) over legacy PCI, with identical crypto and memory capabilities | Choose for new designs needing PCIe compatibility and future-proof expansion - same security and Ethernet performance |
Compared with MPC8349EVVAJFB, MPC8347EVVAJFB sacrifices security acceleration and second Ethernet for lower cost and power, while MPC8377ERVAAJFB replaces PCI2 with PCIe x1 - preserving crypto, dual-TSEC, and DDR2 but shifting expansion architecture.
Availability
MPC8349EVVAJFB is available at Aetrix Electronics and suitable for network-attached storage, industrial protocol gateways, and secure edge routers requiring stable component supply across extended product lifecycles.
Supply support for MPC8349EVVAJFB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Freescale Semiconductor (now part of NXP Semiconductors) was a leading designer of embedded processors, connectivity solutions, and analog/mixed-signal ICs for automotive, industrial, and networking markets.
The MPC8349EVVAJFB belongs to the PowerQUICC II Pro family - engineered specifically for integrated communications processing in resource-constrained, high-reliability networking equipment with emphasis on security, dual-GigE, and DDR2 memory scalability.
FAQ
What is the maximum DDR2 data rate supported by the MPC8349EVVAJFB?
The MPC8349EVVAJFB supports DDR2 SDRAM up to 400 MHz data rate (200 MHz clock) in 32-bit or 64-bit configurations. This is achieved with GVDD = 1.8 V ±90 mV and requires precise trace matching and termination per JEDEC DDR2-400 specifications. The controller supports registered DIMMs and full ECC, making MPC8349EVVAJFB suitable for mission-critical storage and routing applications demanding memory integrity.
Does the MPC8349EVVAJFB support PCIe interface?
No, the MPC8349EVVAJFB does not support PCIe. It implements two PCI 2.3-compliant interfaces - configurable as dual 32-bit or single 64-bit buses - but lacks PCIe physical layer, transaction layer, or configuration space. For PCIe capability, consider the pin-compatible MPC8377ERVAAJFB, which replaces PCI2 with PCIe x1 while retaining the same e300 core, dual TSEC, and security engine as MPC8349EVVAJFB.
What are the power sequencing requirements for MPC8349EVVAJFB?
MPC8349EVVAJFB requires core voltage (VDD/AVDD) to reach 90% of nominal value before any I/O supply (GVDD/LVDD/OVDD) rises above 0.7 V. Failure to observe this prevents I/O contention and avoids transient current spikes up to 5 A. PORESET must be asserted before power supplies stabilize. I/O rails GVDD, LVDD, and OVDD have no relative sequencing order among themselves, per Freescale Hardware Specifications Rev. 13.
Can MPC8349EVVAJFB operate with DDR1 and DDR2 memory simultaneously?
No, the MPC8349EVVAJFB memory controller supports either DDR1 (GVDD = 2.5 V) or DDR2 (GVDD = 1.8 V) in a given design - not both concurrently. The I/O voltage domain GVDD is shared across all DRAM pins, and the controller's timing registers are configured at boot for one standard. Mixed-mode operation is electrically and functionally unsupported; MPC8349EVVAJFB requires board-level selection of DDR1 or DDR2 during hardware design.
What USB modes does the MPC8349EVVAJFB support?
The MPC8349EVVAJFB integrates two USB 2.0 controllers: one supports On-The-Go (OTG) mode with both host and device functionality, and the other operates as a dedicated multi-port host controller. Both support high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation, with external PHY connectivity via UTMI+, ULPI, or serial interfaces - enabling flexible firmware updates, peripheral attachment, and debug interfaces in final products.
MPC8349EVVAJFB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 672-LBGA
- Series:
- MPC83xx
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Core Processor:
- PowerPC e300
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 533MHz
- Co-Processors/DSP:
- Security; SEC
- RAM Controllers:
- DDR, DDR2
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- -
- Ethernet:
- 10/100/1000Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 + PHY (2)
- Voltage - I/O:
- 1.8V, 2.5V, 3.3V
- Operating Temperature:
- 0°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Cryptography, Random Number Generator
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 672-LBGA (35x35)
- Additional Interfaces:
- DUART, I2C, PCI, SPI
MPC8349EVVAJFB FAQ
1.How can I place an order for MPC8349EVVAJFB through Aetrix?
Please submit a Request for Quotation (RFQ) for MPC8349EVVAJFB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MPC8349EVVAJFB reliable?
The price and inventory of MPC8349EVVAJFB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8349EVVAJFB is usually 5 days.
3.What payment methods are accepted for MPC8349EVVAJFB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8349EVVAJFB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MPC8349EVVAJFB?
MPC8349EVVAJFB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MPC8349EVVAJFB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MPC8349EVVAJFB?
For technical support, including MPC8349EVVAJFB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8349EVVAJFB requirements.
6.How does Aetrix verify that MPC8349EVVAJFB is sourced from the original manufacturer or authorized distributors?
All MPC8349EVVAJFB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8349EVVAJFB meets industry standards.
7.What is the process for return or replacement of MPC8349EVVAJFB?
All MPC8349EVVAJFB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8349EVVAJFB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MPC8349EVVAJFB part is unused and in its original packaging.
Return procedure for MPC8349EVVAJFB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MPC8349EVVAJFB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

