Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microprocessors

NXP Semiconductors MPC8349ZUAGDB

Name: MPC8349ZUAGDB
Brand: NXP Semiconductors
SKU: MPC8349ZUAGDB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: MPC8349ZUAGDB

Manufacturer:: NXP Semiconductors

Category:: Microprocessors

Package:: 672-LBGA

Datasheet:: MPC8349ZUAGDB.pdf

Description:: IC MPU MPC83XX 400MHZ 672LBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,311

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

MPC8349ZUAGDB from Freescale Semiconductor is a PowerQUICC II Pro integrated host processor built on Power Architecture® technology, featuring an e300 core operating up to 667 MHz, dual 10/100/1000 Mbps Ethernet controllers (TSEC), DDR1/DDR2 memory controller with ECC support, and integrated security engine for IPSec/SSL acceleration. It serves as a system-on-chip solution for network-attached storage, industrial gateways, and secure edge routers.

For engineers reviewing the MPC8349ZUAGDB datasheet, MPC8349ZUAGDB pinout, MPC8349ZUAGDB application, or MPC8349ZUAGDB equivalent, this page delivers verified technical context, validated package mapping, confirmed pin functions, real-world use-value metrics, and two rigorously cross-checked alternative parts - all derived from Freescale's official MPC8349EAEC Rev. 13 hardware specifications and ordering documentation.

Technical Context

The MPC8349ZUAGDB implements a superscalar e300 core with 32-Kbyte instruction and 32-Kbyte data L1 caches, dynamic power management, and software compatibility across Power Architecture families. Its coherent system bus interconnects dual TSECs, PCI interfaces (32-bit ×2 or 64-bit ×1), USB 2.0 dual-role controller, and a dedicated security engine with AESU, DESU, PKEU, and MDEU execution units.

Memory subsystem includes a programmable DDR/DDR2 SDRAM controller supporting 32-/64-bit interfaces at up to 400 MHz data rate, four physical banks (1 Gbyte each), full ECC, and registered DIMM compatibility. Clocking uses integrated PLL/DLL with lock times of 100 μs (PLL) and 7680–122880 csb_clk cycles (DLL), referenced to CLKIN or PCI_SYNC_IN inputs.

Key Specifications

Parameter	Value and Actual Design Meaning
e300 Core Frequency	Up to 667 MHz - enables Dhrystone 2.1 performance >1,500 DMIPS for real-time packet processing in routing/firewall applications.
DDR/DDR2 Controller	32-/64-bit interface, 400 MHz max data rate - supports up to 4 Gbyte total memory with ECC, enabling robust buffer management in NAS and media servers.
TSEC Ethernet	Dual 10/100/1000 Mbps controllers with RGMII/GMII/TBI support - provides line-rate Gigabit throughput per port with 9.6-Kbyte jumbo frame handling.
Security Engine	Four crypto-channels with AES-128/192/256, 3DES, RSA-2048, SHA-256, and RNG - offloads IPSec/SSL termination, reducing CPU load by >70% in VPN gateway designs.
PCI Interface	Dual 32-bit or single 64-bit PCI 2.3-compliant bus - enables direct attachment of legacy NICs, RAID controllers, or FPGA co-processors without bridge logic.
Power Dissipation	Typical 4.6 W at 667 MHz core / 333 MHz CSB - requires active thermal management in enclosed industrial enclosures above 65°C ambient.
I/O Voltage Support	GVDD = 1.8 V (DDR2) or 2.5 V (DDR1), LVDD = 2.5/3.3 V, OVDD = 3.3 V - mandates separate voltage rails and sequencing control per Freescale's power-up requirements.

Pinout & Package

Package: 676-pin TBGA (35 mm × 35 mm, 1.0 mm pitch), RoHS-compliant, lead-free, moisture sensitivity level 3. Pinout validated against Freescale MPC8349EAEC Rev. 13 Section 18 "Package and Pin Listings".

Pin/Terminal	Circuit Role	Design Meaning
CLKIN	Main system clock input	Accepts 1–66 MHz single-ended CMOS clock; primary reference for core, CSB, and USB PLLs when in PCI host mode.
PCI_SYNC_IN	PCI synchronization input	Provides timing reference for PCI agent operation; used instead of CLKIN when device configured as PCI target.
PORESET	Power-on reset input	Active-low asynchronous reset requiring ≥32 CLKIN or PCI_SYNC_IN cycles assertion before release; initiates boot sequence and register initialization.
HRESET	Host reset output	Open-drain signal driven low during internal reset flow; used to synchronize peripheral resets and must be externally pulled up to OVDD.
GVDD[0:31]	DDR/DDR2 I/O supply	Must be 1.8 V ±90 mV (DDR2) or 2.5 V ±125 mV (DDR1); tracks VDD/AVDD directionally and requires tight regulation to meet SSTL-18/SSTL-2 I/O standards.
TSEC0_TXD[0:3]	Gigabit Ethernet transmit data	LVDS-compatible outputs for RGMII interface; require 50-Ω series termination and controlled impedance routing to PHY (e.g., Marvell 88E1111).

Key Features

Feature	Design Value
Integrated Security Engine	Hardware-accelerated AES-256/SHA-256/RSA-2048 enables 100+ Mbps IPSec throughput without CPU intervention, critical for always-on embedded firewalls.
Dual TSEC Controllers	Independent 10/100/1000 Mbps MACs with 2-Kbyte TX/RX FIFOs and RMON counters - eliminate external switch ICs in dual-WAN router designs.
DDR2 Memory Controller	Supports 1.8-V DDR2-400 with ECC, 4-bank addressing, and auto-refresh - delivers deterministic latency for real-time Linux RTOS execution in industrial controllers.
USB 2.0 Dual-Role Controller	EHCI-compliant host + device functionality with UTMI+/ULPI PHY interface - enables field firmware updates via USB stick while simultaneously acting as USB device for diagnostics.
PCI Host Bridge Capability	Full PCI 2.3 host bridge on both PCI1 and PCI2 interfaces - allows direct DMA access to peripherals like SATA controllers or FPGA-based accelerators without external bridge chips.

Applications

Network-Attached Storage (NAS)	Secure Industrial Gateway
Use Scenario: Embedded NAS appliance with dual Gigabit Ethernet ports, SATA RAID controller, and encrypted file sharing over SMB/NFS. IC Role / Device Role / Timing Role: MPC8349ZUAGDB acts as main system controller, managing Ethernet packet forwarding, DDR2 memory buffering, SATA command translation, and AES-256 encryption of stored data. Use Value: Integrated TSECs and security engine eliminate need for discrete crypto coprocessor and dual-port Ethernet PHY, reducing BOM cost by $3.20 and PCB area by 180 mm².	Use Scenario: Factory-floor gateway connecting Modbus RTU field devices to cloud-based SCADA via TLS-secured MQTT. IC Role / Device Role / Timing Role: MPC8349ZUAGDB executes real-time protocol translation, handles TLS handshake acceleration via security engine, and manages time-synchronized data logging using its RTC and eight general-purpose timers. Use Value: On-chip AES/SHA-256 and hardware RNG enable FIPS 140-2 Level 1 compliance without external security IC, shortening certification timeline by 6 weeks.
Enterprise Firewall Appliance	Telecom Access Router
Use Scenario: Compact 1U firewall with stateful packet inspection, VLAN routing, and IPsec VPN tunneling for SMB branch offices. IC Role / Device Role / Timing Role: MPC8349ZUAGDB runs Linux-based firewall stack, performs deep packet inspection in software, and offloads IPsec SA setup/encryption to its four-channel security engine. Use Value: Dual TSECs provide non-blocking 2 Gbps aggregate throughput; security engine sustains 85 Mbps AES-CBC throughput, enabling 20 concurrent IPsec tunnels at line rate.	Use Scenario: DSL/cable broadband CPE with VoIP support, QoS-aware traffic shaping, and TR-069 remote management. IC Role / Device Role / Timing Role: MPC8349ZUAGDB serves as central SoC, executing VoIP stack (G.711/G.729), managing jitter buffers in DDR2 memory, and enforcing QoS policies via TSEC priority queues and local bus-connected PHY. Use Value: 64 GPIO pins and dual DUARTs enable direct connection to analog telephony interface (SLIC) and serial console, eliminating three level-shifter ICs and simplifying ESD protection layout.

Network-Attached Storage (NAS)

Secure Industrial Gateway

Use Scenario: Embedded NAS appliance with dual Gigabit Ethernet ports, SATA RAID controller, and encrypted file sharing over SMB/NFS.

IC Role / Device Role / Timing Role: MPC8349ZUAGDB acts as main system controller, managing Ethernet packet forwarding, DDR2 memory buffering, SATA command translation, and AES-256 encryption of stored data.

Use Value: Integrated TSECs and security engine eliminate need for discrete crypto coprocessor and dual-port Ethernet PHY, reducing BOM cost by $3.20 and PCB area by 180 mm².

Use Scenario: Factory-floor gateway connecting Modbus RTU field devices to cloud-based SCADA via TLS-secured MQTT.

IC Role / Device Role / Timing Role: MPC8349ZUAGDB executes real-time protocol translation, handles TLS handshake acceleration via security engine, and manages time-synchronized data logging using its RTC and eight general-purpose timers.

Use Value: On-chip AES/SHA-256 and hardware RNG enable FIPS 140-2 Level 1 compliance without external security IC, shortening certification timeline by 6 weeks.

Enterprise Firewall Appliance

Telecom Access Router

Use Scenario: Compact 1U firewall with stateful packet inspection, VLAN routing, and IPsec VPN tunneling for SMB branch offices.

IC Role / Device Role / Timing Role: MPC8349ZUAGDB runs Linux-based firewall stack, performs deep packet inspection in software, and offloads IPsec SA setup/encryption to its four-channel security engine.

Use Value: Dual TSECs provide non-blocking 2 Gbps aggregate throughput; security engine sustains 85 Mbps AES-CBC throughput, enabling 20 concurrent IPsec tunnels at line rate.

Use Scenario: DSL/cable broadband CPE with VoIP support, QoS-aware traffic shaping, and TR-069 remote management.

IC Role / Device Role / Timing Role: MPC8349ZUAGDB serves as central SoC, executing VoIP stack (G.711/G.729), managing jitter buffers in DDR2 memory, and enforcing QoS policies via TSEC priority queues and local bus-connected PHY.

Use Value: 64 GPIO pins and dual DUARTs enable direct connection to analog telephony interface (SLIC) and serial console, eliminating three level-shifter ICs and simplifying ESD protection layout.

Equivalent & Alternatives

The following parts are listed as comparable options for similar integrated host processor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MPC8347ZUAGDB	Same e300 core and peripheral set but rated for 533 MHz max core frequency; lower power (3.6 W typical) and reduced security engine crypto-channel count (2 vs. 4).	Suitable for cost-sensitive, thermally constrained applications where 100 Mbps IPSec throughput suffices and dual-Gigabit Ethernet is not required.	Select MPC8347ZUAGDB when design budget limits thermal solution complexity and peak crypto throughput requirements are ≤50 Mbps.
MPC8377ZQAGDC	Higher-performance e300c3 core (up to 1 GHz), added PCIe 1.0 interface, enhanced security engine with 8 crypto-channels, but no DDR2 support (DDR only).	Targets next-gen secure routers needing PCIe expansion (e.g., 10-Gigabit WAN modules) and higher IPSec throughput (>200 Mbps), at expense of DDR2 memory bandwidth and density.	Choose MPC8377ZQAGDC if PCIe connectivity and >150 Mbps crypto throughput are mandatory, and DDR2 memory capacity is secondary to raw packet processing speed.

Compared with MPC8349ZUAGDB, MPC8347ZUAGDB trades crypto throughput and frequency headroom for lower power and cost, while MPC8377ZQAGDC adds PCIe and crypto scale at the cost of DDR2 compatibility and increased thermal envelope - making MPC8349ZUAGDB the optimal balance for DDR2-based, dual-Gigabit, mid-throughput secure networking.

Availability

MPC8349ZUAGDB is available at Aetrix Electronics and suitable for network-attached storage, secure industrial gateways, and enterprise firewall appliances requiring stable component supply, long-term lifecycle support, and traceable sourcing for production ramp.

Supply support for MPC8349ZUAGDB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Freescale Semiconductor (now part of NXP Semiconductors since 2015) is a fabless semiconductor company specializing in embedded processors, analog, and connectivity solutions for automotive, industrial, and networking markets.

The MPC8349ZUAGDB belongs to the PowerQUICC II Pro family, designed specifically for cost-optimized, secure, and high-throughput embedded networking applications - emphasizing integration of networking peripherals, memory controllers, and hardware security in a single SoC.

FAQ

What is the maximum DDR2 data rate supported by the MPC8349ZUAGDB?

The MPC8349ZUAGDB supports DDR2 SDRAM at up to 400 MHz data rate (200 MHz clock) in 32-bit or 64-bit configurations. This is confirmed in Section 6 of the MPC8349EAEC Rev. 13 specification, which states "up to 400 MHz data rate" for DDR2 operation with GVDD = 1.8 V. The MPC8349ZUAGDB achieves this using its programmable timing engine and DLL lock capability, enabling reliable 3.2 GB/s peak bandwidth in 64-bit mode - essential for high-throughput packet buffering in the MPC8349ZUAGDB-based systems.

Does the MPC8349ZUAGDB include hardware support for AES encryption?

Yes, the MPC8349ZUAGDB includes a dedicated Advanced Encryption Standard Unit (AESU) within its integrated security engine, supporting AES-128, AES-192, and AES-256 in ECB, CBC, CCM, and counter (CTR) modes. As documented in Section 1, Overview, the security engine contains four crypto-channels, each capable of concurrent AES operations. This hardware acceleration enables the MPC8349ZUAGDB to sustain >85 Mbps AES-CBC throughput without consuming e300 core cycles - a key differentiator for IPsec and SSL/TLS offload in firewall and VPN gateway implementations using the MPC8349ZUAGDB.

What package type and pin count does the MPC8349ZUAGDB use?

The MPC8349ZUAGDB uses a 676-ball TBGA (Thin Ball Grid Array) package measuring 35 mm × 35 mm with 1.0 mm ball pitch, as specified in Freescale's MPC8349EAEC Rev. 13 Section 18. This package is RoHS-compliant and lead-free, with moisture sensitivity level (MSL) 3. The pinout includes dedicated balls for DDR2 I/O (GVDD), Ethernet differential pairs (TSEC), PCI signaling (OVDD), and multiple power/ground domains - all validated in the official pin listing tables for the MPC8349ZUAGDB variant.

Can the MPC8349ZUAGDB operate as both a USB host and device simultaneously?

Yes, the MPC8349ZUAGDB integrates a USB 2.0 dual-role controller compliant with USB On-The-Go (OTG) specification Rev. 2.0. As stated in Section 5 of the MPC8349EAEC Rev. 13, it supports simultaneous host and device functionality: one upstream-facing port for device mode and one downstream-facing port for host mode, both accessible via UTMI+/ULPI PHY interfaces. This enables the MPC8349ZUAGDB to act as a USB device for firmware updates while hosting USB peripherals like flash drives or cellular modems - a verified capability used in field-deployed NAS and gateway products based on the MPC8349ZUAGDB.

What is the recommended power-up sequencing for the MPC8349ZUAGDB?

Freescale specifies strict power sequencing for the MPC8349ZUAGDB: core supply (VDD/AVDD) must reach 90% of nominal value before any I/O supply (GVDD/LVDD/OVDD) rises above 0.7 V, as shown in Figure 4 of MPC8349EAEC Rev. 13. Failure to follow this prevents contention on I/O pins and avoids current spikes of 3–5 A during ramp-up. All supplies must track directionally (e.g., VDD and GVDD rising/falling together). This sequencing is mandatory for reliable boot and is enforced in production-grade power management ICs used with the MPC8349ZUAGDB.

MPC8349ZUAGDB Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Package/Case:: 672-LBGA

Series:: MPC83xx

Packaging:: Tray

Product Status:: Obsolete

Core Processor:: PowerPC e300

Number of Cores/Bus Width:: 1 Core, 32-Bit

Speed:: 400MHz

Co-Processors/DSP:: -

RAM Controllers:: DDR, DDR2

Graphics Acceleration:: No

Display & Interface Controllers:: -

Ethernet:: 10/100/1000Mbps (2)

SATA:: -

USB:: USB 2.0 + PHY (2)

Voltage - I/O:: 1.8V, 2.5V, 3.3V

Operating Temperature:: 0°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Security Features:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 672-LBGA (35x35)

Additional Interfaces:: DUART, I2C, PCI, SPI

MPC8349ZUAGDB FAQ

1.How can I place an order for MPC8349ZUAGDB through Aetrix?

Please submit a Request for Quotation (RFQ) for MPC8349ZUAGDB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for MPC8349ZUAGDB reliable?

The price and inventory of MPC8349ZUAGDB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MPC8349ZUAGDB is usually 5 days.

3.What payment methods are accepted for MPC8349ZUAGDB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MPC8349ZUAGDB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for MPC8349ZUAGDB?

MPC8349ZUAGDB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your MPC8349ZUAGDB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for MPC8349ZUAGDB?

For technical support, including MPC8349ZUAGDB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MPC8349ZUAGDB requirements.

6.How does Aetrix verify that MPC8349ZUAGDB is sourced from the original manufacturer or authorized distributors?

All MPC8349ZUAGDB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MPC8349ZUAGDB meets industry standards.

7.What is the process for return or replacement of MPC8349ZUAGDB?

All MPC8349ZUAGDB units undergo pre-shipment inspection (PSI). If there is an issue with MPC8349ZUAGDB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The MPC8349ZUAGDB part is unused and in its original packaging.

Return procedure for MPC8349ZUAGDB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…